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ABSTRACT
Energy harvesting is the way to capture green energy. This can be thought of as a re-
cycling process where energy is converted from one form (here, non-electrical) to another
(here, electrical). This is done on the large energy scale as well as low energy scale. The
former can enable sustainable operation of facilities, while the latter can have a signifi-
cant impact on the problems of energy constrained portable applications. Different energy
sources can be complementary to one another and combining multiple-source is of great
importance. In particular, RF energy harvesting is a natural choice for the portable applica-
tions. There are many advantages, such as cordless operation and light-weight. Moreover,
the needed infra-structure can possibly be incorporated with wearable and portable de-
vices. RF energy harvesting is an enabling key player for Internet of Things technology.
The RF energy harvesting systems consist of external antennas, LC matching networks,
RF rectifiers for ac to dc conversion, and sometimes power management. Moreover, com-
bining different energy harvesting sources is essential for robustness and sustainability.
Wireless power transfer has recently been applied for battery charging of portable de-
vices. This charging process impacts the daily experience of every human who uses elec-
tronic applications. Instead of having many types of cumbersome cords and many different
standards while the users are responsible to connect periodically to ac outlets, the new ap-
proach is to have the transmitters ready in the near region and can transfer power wirelessly
to the devices whenever needed. Wireless power transfer consists of a dc to ac conversion
transmitter, coupled inductors between transmitter and receiver, and an ac to dc conversion
receiver. Alternative far field operation is still tested for health issues. So, the focus in this
study is on near field.
The goals of this study are to investigate the possibilities of RF energy harvesting from
ii
various sources in the far field, dc energy combining, wireless power transfer in the near
field, the underlying power management strategies, and the integration on silicon. This
integration is the ultimate goal for cheap solutions to enable the technology for broader
use. All systems were designed, implemented and tested to demonstrate proof-of-concept
prototypes.
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1. INTRODUCTION
1.1 Internet of Things (IoT)
The IoT term was first coined by Kevin Ashton in 1998 and later defined as “The
Internet of Things allows people and things to be connected Anytime, Anyplace, with
Anything and Anyone, ideally using Any path/network and Any service” [1]. Fig. 1.1
summarizes the IoT technology. According to [2], the fundamental technologies for IoT
are Radio-Frequency Identification Device (RFID) and Wireless Sensor Network (WSN)
that appeared from 1980s and 1990s respectively. The former is associated with auto-
matically identifying and tracking while the latter address intelligent sensor networks,
health-care monitoring, industrial monitoring, environment monitoring. In addition, many
other technologies such as bar-codes, smart phones, social networks, cloud computing are
supporting the rise of IoT technology. According to [1], the expected functionalities of
IoT solutions can be identified under five categories: smart wearable devices, smart home:
platforms., virtual assistance, smart objects and digital relationships, smart city: smart
traffic, platforms, resource management and activity monitoring, smart environment: air
quality, water quality and natural disaster monitoring, smart farming and smart enterprise:
transportation and logistics, infrastructure and safety, energy and production and resources
management.
The available technologies for powering IoT devices [3] are: non-rechargeable batter-
ies, rechargeable batteries, printable batteries, solid-state batteries, super capacitors, and
energy harvesting.
1.2 RF Energy Harvesting
RF energy is used for wireless communications and it could be found almost every-
where. The power density of the transmitted signals depends on both frequency and time
1
Figure 1.1: IoT: Hardware point of view.
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[4] as shown in Fig. 1.2 and is sinusoidal in nature. It can be received through an antenna
and converted to dc power through a rectifier. The process of RF power rectification to dc
power has gained a lot of attention in many disciplines especially for RFIDs [5, 6]. The
rectifier could be implemented using charge pumps which are a cascade of passive voltage
doublers. Moreover, impedance matching is needed between the antenna interface and the
rectifier input impedance to ensure maximum power transfer. In order to have estimates
for the available RF power, the spectrum measurements are needed and this can vary be-
tween city to city in the world. Fortunately, there is a new observatory program hosted
by Microsoft® [7] that allows any organization to deploy its RF measurement equipment,
data can be logged over time and this can be published.
As an example, Fig. 1.3 shows the measured spectrum of the University of Santa
Barbra observatory station for the period of one day. From the shown measurements,
the RF power is localized in bands. Also, the power levels are not too high and all RF
rectifiers have a minimum detectable signal (sensitivity ~ -24dBm) below which no power
can be sensed [8]. There are standards that allocate the RF spectrum as shown in Fig.
1.4. This shows the various frequency bands of wireless standards. The AM channels are
located at the lowest frequency range from 535-1605 kHz. The traditional FM is between
88-108 MHz. The TV channels are allocated in subgroups, 54-72 MHz, 76-88 MHz,
174-216 MHz, 512-608 MHz, and 614-698 MHz. The GSM is located between 824-849
MHz and between 869-894 MHz. ISM bands spans from 902-928 MHz and from 2400-
2500 MHz. The DCS is located in two sub-bands, 1710-1755 MHz and 2110-2155 MHz.
Finally, the GSM 1900 (4G) is from 1850-1910 MHz and 1930-1990 MHz. The ultimate
goal is to harvest power from all these bands but there are always trade-offs between
losses associated with multi-band design and the power gained from this technique. The
generalized Friis transmission equation, that governs the far-field wireless links and shown
in Fig. 1.5, is given by:
3
Figure 1.2: Frequency and time dependence of ambient RF power.
Figure 1.3: Average power spectral density over time.
4
Figure 1.4: RF spectrum according to FCC standards.
Figure 1.5: RF wireless far-field link.
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Pr = Pt
GtGrλ
2
(4πR)2
pq, (1.1)
where Pr is the power at the receiving antenna, Pt is the output power of transmitting
antenna,Gt andGr are the gains of the transmitting and receiving antennas respectively, λ
is the wavelength, R is the distance between the antennas, p is the polarization efficiency
(polarization mismatch factor), and q is the impedance mismatch factor. The received
power is dependent on all of these factors; particularly the received power is quadratically
inversely proportional to the distance between transmitter and receiver which results in
weak signals at the receivers.
A typical RF energy harvesting system is shown in Fig. 1.6. The antenna is a sensor
that acquires the Electromagnetic waves in the space and converts them into a time-varying
signal. In order to maximize the transferred power from the antenna to the next RF block,
a loss-less (ideally) matching network is needed to transform the impedance to the antenna
impedance, which is usually 50 Ω (to be discussed later). The rectifier/charge pump circuit
is responsible for the conversion of the ac to dc signal which is composed of a group
of capacitors and diodes. The realization of the diodes is done in several ways in the
literature as shown in Fig. 1.7 where NMOS and PMOS realizations can be used. During
forward bias, the diode experiences a drop VT and this can be compensated by introducing
a voltage difference (effective battery) VC between the gate (drain) and the drain (gate)
for the NMOS (PMOS). In the reverse region of the diode, the diode is supposed to be
completely off. The introduced voltage difference can affect the reverse current since the
effective gate-source voltage is now higher than the original case. So, an optimum between
the forward bias loss and the reverse bias loss can be achieved by the choice of the value of
VC . To implement the effective voltage difference, a pre-charged capacitor [9] can be used.
Dynamic bootstrapping where a capacitor is periodically charged and then applied to the
gate-drain as was reported in [10]. Static bootstrapping with feedback from the output to
6
Figure 1.6: An RF energy harvesting front end.
Figure 1.7: Realization of diodes.
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generate the required voltage VC can be used. Forward and backward compensation [11]
can be used for NMOS and PMOS -based charge pumps respectively. The idea is that in
forward (backward) compensation, the voltage waveforms from the next (previous) stages
is the same nature of the current stage except for a higher (lower) dc shift which can be
used to generate the required voltage.
Finally, the use of different energy harvesting sources is vital to provide robustness
and sustainability. As shown in Fig. 1.8, the source IN and the sources Source 1...n
can be combined to provide a final output OUT for possible IoT applications. When
one or more sources fail, the others can still share the required load. Since the different
sources are expected to have different voltages, a series connection is better than a parallel
connection, although the latter can be better for more output current capability. High gain
dc-dc converters are more suitable for energy harvesting sources that have a low voltage
voltage across the transducer terminals. Inductive based dc-dc converters [12, 13] need
extra off-chip inductors which raise the cost of the total solution; however, more integrated
friendly converters are needed with low power operation.
1.3 Concept of Energy Use
Table 1.1 [14] illustrates the harvested power from an isotropic RF transmitter, TX91501
Powercast transmitter, and a KING-TV tower. The received power is in the microwatt
range and strongly dependent on the distance between the source and the receiver as dis-
cussed earlier. Although the transmitted power in the TV band is the largest, the distance is
usually long which resulted in the same microwatt range. The microwatt harvested power
is a typical case for portable energy harvesting applications such as RF, vibration, thermal,
solar ... Illustrated in Fig. 1.9, the harvested small dc energy can be stored in a large
energy reservoir such as a big buffer capacitor. It is the duality to using a small bucket,
fill it with water from the source, e.g. a river, dump it into a large reservoir, and keep
8
Figure 1.8: DC energy combining from different sources.
Table 1.1: Examples of RF harvested power rates.
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Figure 1.9: Different harvesting units viewed as small energy providers.
doing that. At the end, the large reservoir can be filled and used later for high demand
usage. So, the required amount of energy can be harvested given that sufficient wait time
is elapsed. Fig. 1.10 (a) shows a Thevenin equivalent circuit to model the energy harvest-
ing (EH) front end at the dc output terminal, a buffer capacitor CL to store energy, and
a switch with control signal φ to control the duty cycle of the operation of the load. The
equivalent circuit of the EH is a variable source voltage VEH and resistance REH corre-
spond to the change of the power flow due to the change of the input power. Fig. 1.10 (b)
shows charging-discharging effects on the ripple of the voltage of the capacitor VX which
is explained shortly. The capacitor CL is charged with a current Iramp, where the output
voltage VX is given by:
VX = VEH
(
1− exp−t/REHCL) , (1.2)
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(a) (b)
Figure 1.10: Using capacitor CL as a buffer capacitor, large reservoir: (a) circuit imple-
mentation and (b) charging-discharging effects on the ripple of the voltage of the capacitor
VX .
and for the initial time period, the output voltage VX can be approximated as linearly
increasing with time as:
VX =
Iramp
CL
tcharge, (1.3)
where tcharge is the charging time from 0 voltage to VOUT value and Iramp = VEH/REH .
Thus, the stored energy in CL is:
Energy =
1
2
CLV
2
X =
1
2
I2ramp
CL
t2charge, (1.4)
where the output voltage and energy versus time are shown in Fig. 1.11. The charging of
the buffer capacitor is shown in Fig. 1.12 (a). The possible applications/sensors that can
be powered by energy harvesting can be modeled as a current demand Isensor as shown
in Fig. 1.12 (b). The capacitor CL can be used to provide the required amount of power
through discharging process during time ∆t (during φ) and the output voltage VOUT will
decrease with time. The charging-discharging effects on the output voltage VX is shown
11
Figure 1.11: The output voltage VOUT and stored energy versus time during charging.
in Fig. 1.13. The ripple voltage ∆VOUT is a critical parameter where this can be specified
by the requirements of the load sensor circuit design. This can be expressed as:
∆VOUT =
Isensor
CL
∆t. (1.5)
For a given sensor with a demand current to operate Isensor, a required nominal voltage
VOUT , an allowed ripple voltage∆VOUT , and a required time∆t to operate to collect data,
the minimum capacitor CL to be used can be derived from (1.5) as:
CL(min) =
Isensor
∆VOUT
∆t, (1.6)
and assuming that the dc current supplied by the energy harvesting source is Iramp, (1.4)
and (1.5) are combined to estimate the time to wait for charging as:
tcharge(min) =
CLVOUT
Iramp
1
60
=
VOUT
∆VOUT
Isensor
Iramp
∆t
60
, (1.7)
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(a) (b)
Figure 1.12: Using capacitor CL as a buffer capacitor, large reservoir: (a) during charging
phase, (b) during discharging phase.
assuming an initial condition of 0 voltage on the capacitor. Design examples for a com-
mercial CO2, a 12-bit ADC, and a transmitter that is designed in TAMU are shown in
Table 1.2. This shows that a diverse variety of loads can be supported by the weak energy
harvesting sources with providing the appropriate load capacitor and waiting the sufficient
time. In the steady-state operation, during φ¯, the capacitor is charged from an initial value
that is ∆VOUT below the final value and ∆VOUT can be used in (1.3) instead of VOUT .
Table 1.2: Design examples for the wait time and required capacitor.
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Figure 1.13: Zoom-in for steady-state charging-discharging of the capacitor voltage VX .
Thus, the estimated time to wait for charging as:
tcharge,ss(min) =
CL∆VOUT
Iramp
1
60
=
Isensor
Iramp
∆t
60
. (1.8)
It should be pointed out that the direct discharging of the load capacitor CL doesn’t fully
use all the energy stored in the capacitor. The utilization of the capacitor CL can be defined
as the used energy divided by the total stored energy. Thus,
Utilization =
1
2
CL∆VOUT (2VOUT −∆VOUT )
1
2
CLV 2OUT
≈ 2∆VOUT
VOUT
. (1.9)
If an extra boost (inductive-based converter) or a reconfigurable charge pump is used be-
tween the capacitor CL,BC and the load, as shown in Fig. 1.14, the voltage on the capacitor
VY is allowed to reach smaller values (during discharging phase φ) while the intermedi-
ate converter delivers a regulated output voltage (Vsensor) to the load. The extra converter
in the power-flow path can degrade the efficiency due to its loss and the required power
for controller. A maximum conversion of 2 can maintain good converter efficiency (not
including the controller power consumption). For that, the capacitor voltage VY is al-
lowed to reach 1/2 of its maximum value and the allowed ripple on the capacitor ∆VOUT
14
(a) (b)
Figure 1.14: Using capacitor CLB as a buffer capacitor and an intermediate boost con-
verter: (a) circuit implementation and (b) charging-discharging effects on the ripple of the
voltage of the capacitor VY .
is VOUT/2. During discharging and assuming a 100% efficient intermediate converter, the
energy balance between the input and output is given by:
VOUT Isensor∆t =
1
2
CL,BC
(
V 2OUT −
[
VOUT
2
]2)
, (1.10)
and the minimum capacitor CL,BC to be used can be derived as:
CL,BC(min) =
Isensor
(3/8) xVOUT
∆t, (1.11)
which is smaller than (1.6). Assuming an initial value of 0 voltage, the time to wait for
charging is:
tcharge,BC(min) =
CLVOUT
Iramp
1
60
=
8
3
Isensor
Iramp
∆t
60
, (1.12)
which is again smaller than (1.7) due to smaller capacitor used. This shows faster initial-
ization time for this setup compared direct interaction between capacitor CL and the load.
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However, in the steady-state operation, the capacitor is charged from an initial value of
VOUT/2 and the time to wait is given by:
tcharge,BCss(min) =
CL,BCVOUT
2Iramp
1
60
=
4
3
Isensor
Iramp
∆t
60
, (1.13)
which is the larger than (1.8) and the utilization of the capacitor CL,BC is given by:
Utilization =
1
2
CL,BCx
3
4
V 2OUT
1
2
CL,BCV 2OUT
=
3
4
, (1.14)
where the actual factor 3/4 is dependent on the boosting capability of the intermediate
converter. Again, this analysis assumed 100% efficiency for the intermediate converter and
no power overhead for its controller whiles its operation. If this operation has an efficiency
of 50%, the required energy during discharging is doubled which will double the steady-
state charging time tcharge,BCss in (1.13). So, initialization versus steady-state operation is
the trade-off between the two approaches. Table 1.3 summarizes these findings. Finally,
the maximum voltage of both sensors is VOUT , the output voltages of both sensors Vsensor
are comparable (dc voltage around VOUT with ripple), and the governing equations for
both cases can be derived to demonstrate the aforementioned arguments. Moreover, in
both cases, when the energy harvesting source is weaker, this translates to longer waiting
times. The extreme case of no energy coming from the source will lead to infinite time
Table 1.3: Compare direct discharging with intermediate converter discharging.
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of wait and during this time, leakage in capacitors will be taking effect, although leakage
resistance in modern capacitors in the range of GΩ.
1.4 Wireless Power Transfer (WPT)
WPT is intended to replace the use of cords for different applications spanning from
portable gadgets to high power electric vehicles. Moreover, most existing implanted appli-
cations used that technology to avoid unnecessary after-implantation surgeries. As shown
in Fig. 1.15, a wall adapter (an external regulated rectifier) is connected between the ac
outlet permanent source and the transmitter. Two questions arises: since the input is ac,
why not to use that alternative current to drive the transmitter and the other, what type
of transmitting element should we use? The frequency of ac outlet is 50−60 Hz which
is chosen for an efficient power-line transmission for high voltage operation. When that
is needed to be transmitted for WPT, a very large transmitting element is needed for effi-
cient transmission, as the dimensions of elements decreases with respect to the electrical
length, the efficiency decreases. As a consequence, higher frequency is needed which is
in the range of MHz. The other question is related to the type of transmission. As will be
shown in Section 6, near-field inductive WPT with MHz frequency range is preferred due
to efficiency and safety issues. This leads to the use of transmitting (and receiving) coils.
In Fig. 1.15, a power amplifier, or more generally a dc to ac converter, is needed to drive
the transmitting coil. The near-field transmission is dependent on linking the transmitted
magnetic field to a receiving area, coil. This magnetostatic linkage transfers the electrical
power efficiently to the different gadgets.
1.5 Goals and Objectives of the Dissertation
The objectives are a) to propose integrated circuits for RF energy harvesting, wireless
power transfer and power management, b) to study the sensitivity of the RF energy har-
vesting integrated circuits and build mathematical models to describe that, c) to study the
17
Figure 1.15: Wireless power transmitter to transfer power to different gadgets.
start-up issues of circuits at ultra-low power operation, d) to use ultra-low power circuits
for power management, e) to analyze RF rectifiers as large signal circuits e) to propose
self-sustainable architectures, investigate power-assisted solutions, and compare between
them in terms of performance, f) to propose reconfigurable structures that are suitable
for the variable nature of the both RF energy harvesting and wireless power transfer, g)
to integrate and test the RF energy harvesting with wireless receivers, h) to propose a
fully integrated watt-level wireless power transmitter through multi-level inverters oper-
ating in the MHz range suitable for emerging standards, i) to use high voltage supply to
enhance the efficiency of the transmitter while taking care of the reliability of the inte-
grated devices, and j) to propose a multiple input switched capacitor combiner suitable for
ultra-low power energy harvesting sources with self-startup capability though the use of
cross-coupling techniques. Fig. 1.16 summarizes the proposed designs.
18
Figure 1.16: Proposed work.
1.6 Organization of the Dissertation
The dissertation contains seven sections, besides the introduction section and an ap-
pendix, organized as follows:
Section 2 is organized as follows: Section 2.1 gives a brief introduction about RF
energy harvesting in the literature. Section 2.2 discusses the diode-connected MOS model
used and will compare the model to a foundry supplied model and how the model can be
used to predict the required voltage amplitude, at the input of the RF rectifier, for a specific
required output. Also, the application of the analysis for multistage rectifiers is presented.
Section 2.3 shows how the losses of a matching network can affect the sensitivity of the RF
front end. Section 2.4 discusses the experimental results for the two designs. They share
the same design of the RF rectifier. One of them uses an off-chip matching network and
the other integrates an on-chip matching network. It is shown that the matching network
has tremendous effect on the performance of the RF energy harvesting front end. It is
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the main loss mechanism in the RF harvesting front ends. That is why the expressions of
the matching network conversion should include specifically the loss (ordinary matching
network design just assumes quality factors are large enough). The limited quality factor
affects both the voltage gain as well as choosing the matching network values.
Section 3 is organized as follows: Section 3.2 describes the proposed RF energy har-
vesting system and the main building blocks where priority to the load demand, duty cycle
control for low input powers to satisfy the load requirements except for limited intervals
and the potential benefits of storing extra energy in the external capacitor through the sec-
ondary path. The control circuitry takes the decisions based on trying to keep the voltage
limited at the output of the reconfigurable RF rectifier. Section 3.3 shows the circuit im-
plementation for the main building blocks. The RF rectifier is presented and how modular
the design is. The power management controller, incorporating digital control to control
the main and secondary paths, is shown. The control scheme for the switches in the re-
configurable RF rectifier is presented along with required logic levels. The circuits of the
voltage reference, tunable ring oscillator and the non-overlapping clock generation are dis-
cussed and how they can affect the design. Non-overlapping level-shifters are discussed
and shown to mitigate the problem of clock overlapping and as a result, shoot through
power loss is minimized while generating level-shifted non-overlapping clocks. Section
3.4 models the RF rectifier and the matching network, and shows the effect of the recon-
figuration on the parameters of the RF front end. Furthermore, it discusses the RF rectifier
and the matching network and shows the effect of the reconfiguration on the parameters of
the RF front end. The dependences of the output delivered power and the input impedance
of the rectifier on the input power and the output dc voltage (or the dc current) are derived.
The classical diode equation is used where the generalization for level-m compensation is
discussed to modify the obtained results and how they affect the location of the maximum
point of power conversion efficiency (PCE). Section 4.5 shows the measurement results
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for the RF energy harvesting systems. Finally, Section 2.5 discusses the conclusions.
Section 4 is organized as follows: Section 4.2 describes the proposed RF system ar-
chitecture where a single antenna is proposed to capture the in-band and out-band signals.
The former carries the actual data of the wireless receiver while the latter is scavenged
through RF energy harvesting. Section 4.3 presents the proposed differential RF recti-
fier with integrated passives where a two-stage rectifier is used. The steady-state analysis
of the differential RF rectifiers through the use of the nonlinear equations of the devices
is shown. Output dc voltage for different loads, input impedance and power conversion
efficiency (PCE) are derived. A comparison between cross-coupled and non-cross cou-
pled devices is conducted. Section 4.4 presents the top level large signal simulations to
characterize the interaction between the RF rectifier and the wireless receiver. Section 4.5
shows the experimental results for the proposed test chip. Finally, Section 4.6 discusses
the conclusions.
Section 5 is organized as follows: Section 5.2 discuss the different antenna parameters
such as antenna impedance, radiation pattern, directivity, gain, polarization, and band-
width. Then, Section 5.3 shows the components of the RF energy harvesting system and
possible implementation of each block. The design of the antenna is shown and the real-
ization of the diodes in the RF rectifier is discussed. Section 5.4 shows the experimental
results for the test chip. Section 5.5 discusses the conclusions.
Section 6 is organized as follows: Section 6.2 discuss the near field and far field wire-
less power transmission and how each system has different characteristics in terms of path
loss, the transmitting/receiving elements, what is the boundary between the distances of
the two systems, and the effect of different technologies on the performance. Section 6.3
introduces a thorough analysis to the inductive wireless power link as a resonant dc-dc
converter. Section 6.4 discusses the optimization of Litz wire coils used in this work, how
different models can lead to different results, and which EM simulators type should the
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designer use. Section 6.5 introduces the different types of multi-level inverters and how
the use of a multi-level inverter can give advantage in terms of device reliability and to-
tal harmonic distortion (THD). Different modulation schemes are discussed along with
the most suitable for the diode-clamped inverters that will be used. Section 6.6 shows
the implementation of the proposed integrated wireless power transmitter. Then, Sections
6.7 and 6.8 show the simulation results and the proposed test setup for the experimental
results, respectively. Finally, Section 6.9 discusses the conclusions.
Section 7 is organized as follows: Section 7.2 shows the different power gain defini-
tions and the relation to microwave amplifier design. The input matching, output matching,
and intrinsic losses are three important parameters that affect the power flow through the
power converter. Thus, different efficiency definitions are introduced. Then, Section 7.3
presents a proposed novel multiple-input self-startup switched capacitor circuit that can be
used for energy harvesting. Different differential thyristor-based based tunable oscillators
are used in the switched converter to generate non-overlapping clocks and they are pow-
ered from the input sources. Section 7.4 shows the experimental results for the proposed
test chip. Finally, Section 7.5 discusses the conclusions.
Section 8 concludes the discussion about energy harvesting, wireless power transfer,
and power management techniques with proposed plans for future work. Furthermore, the
Appendix includes some of the derivations used in Section 3.
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2. LOW INPUT POWER LEVEL CMOS RF ENERGY HARVESTING FRONT END1
2.1 Introduction
Energy harvesting is a renewable source of energy. This can be thought as a recycling
process where energy is converted from one form (here, non-electrical) to another (here,
electrical). The same holds true for RF, Solar, Thermoelectric, and Kinetic Energy Har-
vesting [15, 16, 17, 6, 5, 8, 18, 19, 20, 21, 22, 23, 24]. Although all communication transfer
information from one location to another, their standards vary depending on the specifica-
tions of the transmitters and types of receivers used. Some of them have low transmitted
energy and large area coverage requirements. Consequently, a highly sensitive receiver is
needed (for example, GPS systems). On the other hand, others may have a higher trans-
mitted power, but their coverage is limited to the area surrounding the transmitter such
as WIFI, GSM, LTE, etc. The advantage of the latter systems is a low complexity power
consumption of the used receiver. A main difference between wireless standards is the
used digital modulation schemes and how this affects their capacity and bandwidth. The
RF energy discussed previously can be a useful source when the energy harvesting device
is used to capture that from different wireless standards. In this situation, the target is now
the RF energy itself and the modulated information does not have any useful significance.
The main objective of the energy harvesting system is to capture the RF time-varying en-
ergy and convert it to a dc energy and charge an output capacitor over time and/or deliver
dc current to electrical loads. In the case of the charged capacitor, which is used in this
work, it can provide different electrical circuits with dc voltage until the charges stored in
the capacitor vanish. If the harvested dc energy is sufficient to operate the load circuits
1Part of this section is reprinted, with permission, from M. Abouzied and E. Sánchez-Sinencio, “Low-
Input Power-Level CMOS RF Energy-Harvesting Front End,” IEEE Trans. Microw. Theory Techn., vol. 63,
no. 11, Nov. 2015. ©2015 IEEE.
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and there is no need for power to operate the energy harvester itself, the energy harvesting
system can replace the battery. But in some cases [10], there could be an intermediate
stage where a battery and the energy harvesting system is a secondary source of dc en-
ergy. This is similar to the semi-passive radio-frequency identification (RFID) technology
[25, 26]. Fig. 2.1 shows an RF energy harvesting system. The antenna is a sensor that
acquires the Electromagnetic waves in the space and converts them into a time-varying
signal. In order to maximize the transferred power from the antenna to the next RF block,
a loss-less (ideally) matching network is needed to transform the impedance to the an-
tenna impedance, which is usually 50 Ω (to be discussed later). The rectifier/charge pump
circuit is responsible for the conversion of the ac to dc signal. There are many variations
of this circuitry [15, 16, 6, 5, 8], but since the input voltage amplitude is usually small,
an accumulating process is used to boost the value of the output dc voltage. That is why
it may be called a charge pump where the clock input is the RF signal itself and the dc
input is zero. RF energy harvesting is a challenging system since the harvested energy
is small and the efficiency of the circuits degrades due to high frequency operation. This
means that there is a required sensitivity at the input of the energy harvesting system. Be-
low this limit, there is no energy obtained. From an analysis point of view, RF rectifiers
are analyzed in [16, 27, 28]. [16] used the classical exponential diode equation to ana-
lyze that. [27, 28] used the MOS equation in sub-threshold for the analysis and this is
the same starting point in the present work. The former took channel length modulation
λsub, used waveform approximations to reach to compact equations and identified two op-
erating regions of the devices used while the latter neglected λsub and made reasonable
approximation to the MOS equation and that led to the classical exponential diode equa-
tion. From a design point of view, many references used various techniques to lower this
minimum detectable signal. In [5], differential rectifiers were used but not clearly detailed
(the matching network is not mentioned). In [8], threshold voltage cancellation for diodes
Figure 2.1: An RF Energy Harvesting rectifier preceded by a matching network.
was investigated. This technique used higher dc voltages from upcoming stages, a better
CMOS technology resulted in a performance advantage. In [10], active threshold volt-
age cancellation for diodes was utilized. The main drawback was the overhead dc energy
to assist the RF rectifier. The required energy, to start up the circuit, scales up with fre-
quency, and this additional energy would limit the sensitivity of the RF harvesting system.
In [9], an RFID system was discussed, which included an antenna and an RF harvester.
Initially, a precharge phase was needed due to the use of the floating-gate technique. In
[29], an antenna rectifier co-design was performed and an external control loop including
a microcontroller was used which demands dc power to operate properly.
This Section 2 presents a steady state analysis of the RF front end including both the
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RF rectifier and the lossy matching network. Topics will include the sensitivity of the RF
energy harvesting front ends, the main loss mechanisms associated with the front ends and
how they affect the minimum detectable power and the expected input impedance of the
RF rectifier at the sensitivity limits. Exact equations governing the sensitivity are derived
at this limit.
2.2 Analysis of the RF Rectifier
Ac to dc conversion and dc voltage accumulation can be obtained by using charge
pumps. The charge pumps are commonly used for dc to dc converters and by the redefi-
nition of inputs, it can be used for ac to dc conversion. The early used charge pump was
Croft-Walton charge pump and Dickson modified it to reach a better charge pump suitable
for integrated circuit applications [30]. This new structure helps to overcome the bottom
plate capacitance of the capacitors (and more generally, the parasitic capacitance at the
intermediate nodes) used in the Croft-Walton charge pump and this is the reason why this
structure is used for the integrated circuit implementation in this work. Also, the use of
more sophisticated versions of the charge pumps discussed previously lead to more para-
sitic capacitance at the intermediate nodes. Fig. 2.2 shows how a six-stage Dickson charge
pump can be converted to a three-stage RF rectifier. The clock φ is the RF signal and it is
ac coupled to each stage. The clock φ¯ is the RF ground from the antenna. Inside the rec-
tifier, the dc output of each rectifier stage is dc coupled to the next stage. Fig. 2.3 shows
how a six-stage Croft-Walton charge pump can be viewed as a three-stage RF rectifier.
It should be noted that they share the same basic structure but the RF signal in Dickson
charge pump is directly fed to each stage (the concept of stages will be explained later).
In this Section 2, the ideal diode clamper and half wave rectifier are discussed briefly,
which will be used throughout the analysis. Then, a quantitative analysis of the RF rec-
tifier, the governing equation of the diodes is applied to one of the RF rectifier stages. In
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(a)
(b)
Figure 2.2: Three-stage RF rectifier: (a) six-stage Dickson charge pump and (b) a three-
stage RF rectifier equivalent to (a).
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(a)
(b)
Figure 2.3: Three-stage RF rectifier: (a) six-stage Croft Walton charge pump and (b) a
three-stage RF rectifier equivalent to (a).
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this analysis, the ripple at the output capacitor is neglected. This enabled a steady state
solution of the RF rectifier stage. The sensitivity and input impedance of each stage are
related to the physical parameters of the diodes. Finally, a generalization of the results for
multistage design is discussed.
2.2.1 Diode Clamper and Half Wave Rectifier
Fig. 2.4a shows the diode clamper, which consists of a capacitor Cc and a diode Dc.
The input Vin at the capacitor Cc is sinusoidal, and the positive terminal of the diodeDc is
connected to a constant voltage Vc. The diode Dc will turn on if the voltage vdc, across it,
is above zero. Hence, the capacitor Cc starts to accumulate charges until the voltage vdc is
no longer below the zero voltage. Since the capacitor is a short circuit at RF frequencies,
the output voltage Vi will be a shifted version of the input sinusoidal with a shift equal to
the input amplitude plus the constant voltage Vc.
The half wave rectifier is also shown in Fig. 2.4b where a capacitor Ch and a diode
Dh are used. In general, the input Vi at the diode Dh is sinusoidal with a constant voltage
component Vh and the capacitor Ch can filter the ripples at the output. Again, the diode
Dh will turn on if the voltage vdh, across it, attempts to go above zero. As a result, the
capacitor Ch starts to accumulate charges until the voltage vdh is no longer below the zero
voltage for any value of the input voltage. As a result, the output voltage Vo will be the
maximum of the input voltage which is the input amplitude plus the constant voltage Vh
neglecting the ripples.
In reality, the dc shift is always less than the ideal value due to the current that follows
to the next stages.
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(a) (b)
Figure 2.4: Basic building blocks: (a) voltage clamper and (b) half wave rectifier.
2.2.2 Diode-Connected MOS Equation-Based Model
To find the input output governing equations of the diode-connected transistor, the
starting point is the equation of weak-inversion NMOS [31]:
IDS = µnCoxφ
2
t
W
L
exp
(
(VGS − VT )
nφt
){
1− exp
(
−VDS
φt
)}
, (2.1)
where IDS is the current through the channel of the transistor with its positive direction
from drain to source, µn is the mobility of the carriers, Cox is the capacitance of the oxide
layer per unit area, W is the channel width, L is the channel length, φt is the thermal
voltage (φt = KT/q) and equals to 26 mV at room temperature, n is the slope factor, VT
is the threshold voltage, VGS is the gate-source voltage or the control voltage of the channel
and VDS is the drain-source voltage or the voltage across the channel with the direction of
the current. In deep weak-inversion [31], the slope factor n is related to the sub-threshold
slope S by:
S = 2.3φtn. (2.2)
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Typical values of S range from 70 to 100 mV/decade (this gives a range from 1.17 to
1.67 for n) at room temperature, and are directly proportional to temperature.
With the constraint of VG = VD for the diode-connected transistor, the equation be-
comes:
IDS = µnCoxφ
2
t exp
(−VT
nφt
) (
W
L
){
exp
(
VDS
nφt
)
− exp
(
−(n− 1)VDS
nφt
)}
. (2.3)
The term µnCoxφ
2
t exp (−VT/nφt) is process dependent and will be called IB, current
factor. µn (and µp for PMOS) varies from die-to-die, the term is strongly (exponentially)
dependent on temperature due to the thermal voltage φt, VT is dependent on the process
as well as the source-to-body voltage and n , φt, Cox are constants for a specific process.
Also, VDS can be written Vd such that the equation can be used for the PMOS as well
where the source and drain are interchanged but the Vd is from the positive to the negative
sides of the diode-connected transistor:
Id = IB
(
W
L
){
exp
(
Vd
nφt
)
− exp
(
− (n− 1)Vd
nφt
)}
. (2.4)
IB and n are process dependent and can be extracted. For the 0.18 µm technology, nominal
temperature and typical corner, Fig. 2.5 shows the simulated current-voltage relationship
for the actual PMOS transistor foundry-supplied model and the proposed equation-based
model. It also shows the diode-connected PMOS and its equivalent diode device. The
absolute value of the current is plotted. The actual sign of the current follows the sign
of the diode voltage. As the voltage gets higher, the results do not match since the tran-
sistor leaves the weak-inversion region and enters the strong-inversion region where the
governing equations are completely different. However, the sensitivity analysis shows the
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Figure 2.5: Comparison between the used equation fitted model (blue-solid) and the real
diode-connected PMOS model supplied by the foundry (red-dashed). Magnitude of the
current of the device is plotted versus voltage across the device.
amplitude to be small and indicates that transistor is operating in the weak-inversion.
2.2.3 Modified Bessel Function Im (x)
Modified Bessel Function Im (x) is discussed in [32],
e±x cos(ωot) = Io (±x) + 2
∞∑
m=1
Im (±x) cos (mωot) , (2.5)
which corresponds to a constant dc value and harmonics of the original sinusoidal wave-
form in the exponent. One important symmetry property of this function that relates the
negative argument to the positive argument:
Im (−x) = (−1)m Im (x) . (2.6)
Starting from (2.15), the RF input current iRF can be expressed as:
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iRF = 2IB
(
W
L
)
exp
(
− A
nφt
)
{
sinh (AI cos (ωot)) + exp
(
A
φt
)
sinh
(
(n− 1)
nφt
AI cos (ωot)
)}
, (2.7)
which is an odd function in the function cos (ωot), i.e. it contains only odd harmonics.
2.2.4 Minimum Amplitude Sensitivity and Input Impedance of the RF Rectifier
The rectifier stage consists of two diode-connected MOS transistors and two capacitors
as shown in Fig. 2.6a. For simplicity, the diode-connected transistors will be called diodes.
The first capacitor Cc - diode Dc pair is a diode clamper which assures that the minimum
voltage at its output (vinter) is around the dc voltage at the positive node of the diode
DCin, effectively, achieving a positive dc shift to the input sinusoidal voltage vin,RF . This
is followed by the other diodeDh - capacitor Ch pair working as a half wave rectifier. The
output is a dc voltage Vout,DC with some ripples that are minimized by the filtering of the
output capacitor and ignored in this analysis. So, the intermediate node vinter is a dc+ac
voltage while the output node Vout,DC is dc voltage.
Before getting into the analysis details, the expected waveforms are discussed and
shown in Fig. 2.6b. The input ac signal vin,RF is assumed to be ARF cos (ωot) where ARF
is the amplitude of the sinusoidal wave and ωo is the frequency. The input capacitor Cc can
pass the ac sinusoidal signal and blocks the dc signal. The voltage vinter is permitted to go
below the voltage DCin. During this interval, the current idc of the diode Dc is supplied
to the load and shown in blue. Also, the voltage vinter can go higher than the output dc
voltage Vout,DC in order to supply current idh to the load during this interval. During the
intervals of supplying current from both diodes, the voltage waveform vinter is expected to
deviate from sinusoidal which gives rise to harmonics and is shown in red (exaggerated to
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(a)
(b)
Figure 2.6: Analysis of one stage of the RF rectifier: (a) implementation with voltage and
current illustrations and (b) waveforms for various signals.
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show the effect although in practice, this deviation is small). In this Section 2, it is assumed
that these are neglected and the voltage waveform vinter is composed of a dc value plus a
pure sinusoidal waveform.
The dc output current path is shown as a dotted red arrow in Fig. 2.6a. The dc value is
only delivered to the next stage, and the harmonics are filtered out by the output capacitor
Ch. Since the capacitor Cc - diode Dc pair form a voltage clamper, the voltage vinter has
the form of:
vinter = DCin + A+ AI cos (ωot) , (2.8)
where A is the dc voltage shift associated with diode clamper stage as well as the half
wave rectifier stage, and AI is assumed to be the sinusoidal amplitude at the intermediate
node. Since this signal is periodic, it can be cosine or sine. Here, cosine is used assuming
that in the steady state, diode Dh is acting first then diode Dc.
AI is obtained by a capacitive divider between the ac coupling capacitor Cc and the
parasitic capacitance associated with the intermediate node Cinter:
AI =
Cc
Cc + Cinter
ARF . (2.9)
Cinter is composed of the diodes parasitic capacitance, wire capacitance and bottom plate
capacitance. Since diode Dh - capacitor Ch pair acts as a half wave rectifier, the dc output
voltage Vout,DC is:
Vout,DC = 2A+DCin. (2.10)
The output voltage is twice the value ofA. This output voltage is composed of the input dc
voltage plus twice a dc shift voltageA associated with the two diodesDc andDh used. Due
to symmetry, both intervals should be the same (neglecting body effect). The difference
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between the negative peak voltage and zero is the same as the difference between the
positive peak voltage and output voltage and the voltage across diode Dc is the same as
the voltage across diode Dh.
At the intervals where the diodes are conducting current, the current is filtered and
the dc component is passed to the load while the ac component contributes to the input RF
current iRF . The input RF current waveform has an odd symmetry and reach in harmonics.
So, either diodeDc or diodeDh can be analyzed. DiodeDc is arbitrarily chosen. For diode
Dc, the voltage across the diode terminal vd can be expressed as:
vd = − (A+ AI cos (ωot)) . (2.11)
So, using (2.4), and using the modified Bessel functions Im (x) (see Section 2.2.3) to find
the dc term of the exp (±x cos (ωot)) function, the load dc current IL can be expressed as:
IL = IB
(
W
L
)
exp
(−A
nφt
){
Io
(
AI
nφt
)
− exp
(
A
φt
)
Io
(
(n− 1)AI
nφt
)}
. (2.12)
The minimum amplitude will correspond to the condition of no load current (IL=0), i.e.,
the input should be sufficient to overcome the losses in the rectifier. At no load current,
Io
(
AI
nφt
)
= exp
(
A
φt
)
Io
(
(n− 1)AI
nφt
)
. (2.13)
The amplitude voltage AI required for each dc voltage value A is governed by (2.13)
and plotted in Fig. 2.7. It is important to note that the sensitivity results subject to a
required dc shift A is independent of the transistor dimensions if Cc used is large enough
to reduce the effect of the capacitive divider on AI (see (2.9)) where AI is reduced to
approximately ARF . At the beginning, A is almost zero as AI increases and after AI
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Figure 2.7: Amplitude voltage at the intermediate node vinter required to obtain a specific
dc shift at load-free conditions.
reaches a certain value, A starts to increase. The more input amplitude AI is available,
the more output dc voltage A (this was stated previously by [28]) but after that limit is
reached. This limit is important to be known to show how low the output voltage can be
which in turn put specifications on the possible low voltage circuitry that can be potentially
powered by the rectifier. Moreover, the slope factor n is the only process parameter that
affects the relationship between A and AI . The above condition changes slightly when
the channel length modulation is taken into consideration as shown in Section 2.2.5. As a
conclusion, from a design perspective, if the output dc voltage A of the stage is required
to be of a certain value, the RF amplitude AI is known which affects the minimum input
amplitude.
In reality, the intermediate capacitance Cinter is dependent on the size of the diode
used as well as the value of the capacitance Cc. As a result, AI deviates a bit from ARF
according to (2.9). This can make the choices of these parameters affect a little bit the
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sensitivity. For the most optimal sensitivity, the iterative approach should be adapted from
this initial step. The complete expression, after substitution from (2.9), would be:
Io
(
Cc
Cc + Cinter
ARF
nφt
)
= exp
(
A
φt
)
Io
(
Cc
Cc + Cinter
(n− 1)ARF
nφt
)
. (2.14)
The input impedance is a parallel RC equivalent circuit. To reach these expressions,
we began by the RF input current (using (2.4) and applying KCL at the intermediate node):
iRF = Id(−A+ AI cos(ωot))− Id(−A− AI cos(ωot)), (2.15)
which is an odd function in the variable cos (ωot) as shown in Section 2.2.3. That
suggests that there is no even harmonics in this single ended structure. But in the presence
of channel length modulation, there exists even harmonics as proved in Section 2.2.5.
Using the expansion of Im (x) in Section 2.2.3 and taking only the fundamental com-
ponent leads to the input impedance. The real part of the input conductance is given by:
Gstage =
4IB
(
W
L
)
AI
exp
(−A
nφt
){
I1
(
AI
nφt
)
+ exp
(
A
φt
)
I1
(
(n− 1)AI
nφt
)}
. (2.16)
where AI is assumed to be equal to ARF . In other words, the ac coupling capacitors Cc
are assumed to be much larger than the parasitic capacitance at the vinter node.
The input impedance changes for different conditions so, the use of a tunable matching
network can track these changes to obtain better matching. When channel length modula-
tion is taken into account, extra terms appear as shown in Section 2.2.5.
The imaginary part of the input conductance is capacitive and the capacitance is due
to the parasitic capacitance due to bottom plate capacitance Cbottom of Cc, and equivalent
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gate capacitance CB of the diodes used. The gate capacitance CB ≈ CoxWL. Thus,
Cstage ≈ Cinter ≈ 2CB + Cbottom ≈ 2CoxWL+ Cbottom ≈ 2CoxWL. (2.17)
The capacitanceCc is carefully chosen such that it is not too large to reduceCbottom and not
too small to avoid reducing AI with respect to ARF . The quality factor of the RC parallel
equivalent circuit is given by Qstage = ωoCstage/Gstage. The intermediate capacitance
Cinter can create an RF path for the RF current harmonics to go through in case of a high
impedance (for the harmonics) condition imposed by the matching network; hence, only
the fundamental component will remain.
The lower the length of the transistors, the lower the quality factor. The equivalent par-
allel resistance of the rectifier is much larger than the source impedance, which is assumed
to be 50 Ω. Alternatively, the input series equivalent impedance is almost capacitive with
a very small resistive part.
2.2.5 Take the Effect of Lambda Into Account
Again starting from (2.4) and adding the dependency term of channel length modula-
tion as [27]:
Id = IB
(
W
L
)
(1 + λsubVd)
{
exp
(
Vd
nφt
)
− exp
(
− (n− 1)Vd
nφt
)}
, (2.18)
where λsub is the sub-threshold region channel-length modulation parameter.
For diode Dc in Fig. 2.6a, the voltage across the diode terminal vd is expressed as
(2.11). Again, using the modified Bessel functions Im (x)(see Section 2.2.3) to find the dc
term of the exp (±x cos (ωot)) function, the load dc current IL can be expressed as:
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IL = IB
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L
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(1− λsubA+ λsubAI cos (ωot)) exp
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nφt
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nφt
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(n− 1)AI
nφt
)}
. (2.19)
The minimum amplitude is at no load current (IL=0) which leads to the same expres-
sion in (2.13):
(1− λsubA)
{
Io
(
AI
nφt
)
− exp
(
A
φt
)
Io
(
(n− 1)AI
nφt
)}
= λsubAI
{
I1
(
AI
nφt
)
− exp
(
A
φt
)
I1
(
(n− 1)AI
nφt
)}
. (2.20)
To find the input impedance, the RF input current iRF can be expressed as shown
below:
iRF = 2IB
(
W
L
)
exp
(
− A
nφt
)
{(1− λsubA+ λsubAI cos (ωot)) sinh (AI cos (ωot))
+ exp
(
A
φt
)
(1− λsubA+ λsubAI cos (ωot)) sinh
(
(n− 1)
nφt
AI cos (ωot)
)}
, (2.21)
which is a mix between odd and even functions in the variable cos (ωot) (unlike the case
where the channel length modulation was neglected in the analysis here). The fundamental
component leads to the real part of the input conductance which is given by:
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4IB
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L
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nφt
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. (2.22)
2.2.6 Multistage Analysis
The dc output voltage Vout,dc of each stage is dc coupled to the voltage clamper of the
next stage. If the number of stages is N , this will boost the dc output voltage Vout:
VOUT = 2NA. (2.23)
It should be noted that asN increases, the output voltage VOUT increases. With the use
of (2.13), VOUT will be almost zero for values of RF input amplitude below a certain limit
and as N increases, this effect will be more significant (practically, although this limit is
small in Fig. 2.7 but when it multiplied by the value of N , its value is higher).
The output node of each stage can be considered an ac ground. This leads to the fact
that the stages can be considered in parallel where the rectifier is represented by a parallel
combination of a conductance Grec(1/Rrec) and a capacitance Crec, which have the form:
Grec =
∑
N
Gstage = NGstage, (2.24)
Crec =
∑
N
Cstage = NCstage. (2.25)
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2.3 Analysis of the Matching Network
The antenna impedance is usually 50 Ω, which is a compromise between cable loss
and power handling [33]. The matching network should provide the complex conjugate
of the antenna impedance for maximum power transfer from the antenna to the front end.
The use of a series inductor in the matching network will act as a high impedance and the
current harmonics will pass through the rectifier capacitance Crec which will be filtered
by this act. As a consequence, the fundamental current and voltage will only appear at
the terminals of the rectifier. Also, at the low power levels, antenna impedance is much
less than the rectifier’s input impedance i.e. the transformation ratio is high and therefore
the matching network is narrow-band. So, the fundamental input impedance is taken into
account in the following calculations and two matching networks will be discussed. Since
the value of the input impedance changes as shown in (2.16), this affects the matching
elements. The choice of the values of the matching elements should change according to
the input power levels as well as the output voltage levels.
2.3.1 Off-Chip Matching Network
The rectifier was previously shown to be a parallel RC equivalent circuit with high
impedance values. The off-chip components should be placed as close as possible to the
chip in order to minimize the losses. The width of the wires should be the lowered in order
to lessen the radiation losses of the PCB and the parasitic capacitance at the input node of
the rectifier. This is important to get the highest voltage gain as will be seen shortly. The
off-chip components will enable a 50 Ω input impedance. After this, a 50 Ω transmission
line is designed.
The off-chip matching network is shown in Fig. 2.8a with two matching elements.
The loss resistance rLM is used to reflect both PCB loss at this node and the inductor LM
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(a)
(b)
Figure 2.8: Matching network between the antenna sensor and the RF rectifier: (a) off-chip
and (b) on-chip tunable implementations.
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losses. The series equivalent circuit of the rectifier equivalent impedance is composed of:
Rrec,series =
1
Grec (1 +Q2rec)
≈ 1
GrecQ2rec
, (2.26)
Crec,series = Crec
(
1 + 1/Q2rec
) ≈ Crec. (2.27)
At the minimum sensitivity conditions, the values of the Rrec,series is too small to be ig-
nored in this analysis and Crec,series is approximately Crec. The values of inductor LM and
capacitance CM can be calculated as can be seen in Section 2.3.3, (2.36),
CM =
1
ωoZo
√
Zo
rLM
− 1 ≈ 1
ωo
√
ZorLM
, (2.28)
LM = CM rLMZo +
1
ω2oCrec
≈ 1
ωo
{√
ZorLM +
1
ωoCrec
}
. (2.29)
The voltage gain of the matching network after substitution of LM and CM in Section
2.3.3, (2.39),
Av,offchip =
1
2
√
ZorLM ωoCrec
. (2.30)
The higher the value of Crec, the lower the voltage gain obtained. The same applies for the
losses. Fig. 2.9, solid, shows how the matching network transforms the impedance using
the Smith chart.
2.3.2 On-Chip Matching Network
The proposed matching network is shown in Fig. 2.8b. It is an LC ladder where the
load impedance is gradually down-converted to the source impedance which is assumed to
be 50 Ω. The more elements, especially inductors, added, the worse is the matching net-
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Figure 2.9: Matching network impedance transformation on smith chart: off-chip imple-
mentation (solid) and on-chip tunable implementation (dashed).
work’s transmission coefficient and the higher the matching network loss. In this design,
two LC ladder stages are used with two inductors and one tunable capacitor (to tune the
operating frequency). The reason for the use of this structure is that the capacitance of the
first stage does already exists in the rectifier equivalent impedance and a programmable
intermediate capacitance is used. This can lead to programmable rectifier front ends over
different frequencies. Moreover, the value of a one series inductor would be large and
separating this into two inductors is beneficial.
The matching network should boost the antenna impedance in two stages. The first part
consists of the rectifier capacitance Crec, inductance LM1 with associated loss resistance
rLM1 and a fraction of the capacitance CBM , which is called C1. This is similar to the off-
chip matching network discussed previously with the exception of matching to Z
′
o, which
is the intermediate impedance at the node vimn.
The second part which consists of the remainder of the capacitance CBM which is
called C2 (C1+C2 = CBM ) and the inductance LM2 with associated loss resistance rLM2.
This part should boost the antenna impedance Zo to its local load impedance Z
′
o. The
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quality factor of the parallel combination of C2 and Z
′
o is:
Qc = ωoC2Z
′
o. (2.31)
The value of the capacitance C2 can be calculated from:
C2 =
1
ωoZ
′
o
√
Z ′o
Zo
− 1. (2.32)
where the quality factor of the second section is
√
Z′o
Zo
− 1 [34] and rLM2 is neglected since
the impedance level now is small (50 Ω). The value of inductance LM2 is chosen to tune
out the capacitance C2 and is given by:
LM2 =
1
ω2oC2
. (2.33)
The input impedance is due to the losses and process dependent. Also, the addition of
the on-chip components increases the losses of the matching network, which eventually
makes the sensitivity worse. But at the same time, this offers a compact integrated solution
that is cheap and easier to tune.
The voltage gain of the last section can be done like the first section in Section 2.3.3.
As a result, the voltage gain of the matching network would be the multiplication of the
gain of both sections and given by:
Av,onchip =
1
2
√
rLM1 ωoCrec
.
√
1
Zo
− 1
Z ′o
. (2.34)
The loss of the matching network can be considered the minimum input power that can
produce the desired output voltage after the rectifier. Fig. 2.9, dashed, shows how the
matching network transforms the impedance using the Smith chart. A two-step network is
realized with the addition of each passive element (here, the capacitance CBM is consid-
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ered one element).
2.3.3 Derivation of the Input Admittance Yin
The input admittance Yin for the off-chip design is:
Yin = jωCM +
jωCrec
1− ω2LMCrec + jωCrecrLM , (2.35)
Yin = jω
{
CM + Crec − ω2LMCMCrec + jωCMCrecrL
1− ω2LMCrec + jωCrecrLM
}
=
1
Zo
, (2.36)
where the input impedance is expected to be real and equal to Zo for matching purposes.
Equating both the real and the imaginary parts gives the two sets of equations that govern
CM (2.28) and LM (2.29).
Assuming a 50 Ω source resistance, the voltage at the antenna interface should be 1/2
of the source voltage resulting in a total voltage gain of:
Av,complex =
1
2
1
1− ω2LMCrec + jωCrecrLM , (2.37)
which should be related to the value of Zo as:
Av,complex =
1/Zo − jωCM
jωCrec
. (2.38)
The magnitude of the voltage gain is:
Av =
1
2
√
(1/Zo)
2 + ω2C2M
ω2C2rec
. (2.39)
Substitution by the value of CM from (2.28), (2.30) can now be obtained.
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2.4 Experimental Results
Two RF energy harvesting front ends were designed and fabricated on CMOS 0.18 µm
technology. The first features an off-chip matching network with two matching elements
and a rectifier while the second is fully integrated. The die photo is shown in Fig. 2.10. The
rectifier takes a 180x90 µm2 die area and two off-chip high quality components which takes
extra 7.28 mm2 PCB area. The fully integrated on-chip design has a 820x450 µm2 die area
including two matching inductors and a digitally tunable capacitance. Table 2.1 shows the
estimated values from simulations for both off-chip and on-chip matching networks. The
rectifier input capacitance is estimated to be 200 fF without the pads and metal capacitance.
The test setup is shown in Fig. 2.11. The RF energy harvesting front end is used to
charge a ceramic capacitor of a 2.2 nF value. The rectifier consists of six stages. For an
output voltage of 1 V, the required dc voltage shift A should be 83.33 mV (1 V/ (6x2)).
Using Fig. 2.7, about amplitude ARF of 150 mV is required at the rectifier input. The
sensitivity for the off-chip matching design is -27.3 dBm which means that the off-chip
matching network voltage gain is around 10 (V/V). For the on-chip matching design, the
voltage gain is less by a factor of 2, i.e. the off-chip inductors have a quality factor four
times better than the on-chip ones, which leads to a sensitivity of -21.7 dBm. The charging
time for an output voltage of 1 V is 1.3 seconds for both of the designs. The charging time
is defined as the time to charge a capacitor until 63% (1-e−1)) of its final value. Fig. 2.12
Table 2.1: Values of the matching elements used for illustration.
                                  
Value 
47 
nH 
4  
Ω 
1.2 
PF 
73 
nH 
36 
Ω 
5 
nH 
3.5 
Ω 
0 to 
4 pF 
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Figure 2.10: Micrograph of the CMOS RF energy harvesting front end.
Figure 2.11: Test setup for the RF front end.
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shows the output voltage VOUT versus the input power levels. When the voltage amplitude
at the rectifier inputARF is below a certain limit, the dc voltage shift is almost zero. As the
input increases beyond this limit, the output voltage starts to increase rapidly as explained
previously. Here, the values of the elements of the matching network are not tuned for
different input power levels which affect the input impedance as shown in (2.16).
According to the values of the off-chip matching elements, the frequency of the input
impedance matching is obtained. Fig. 2.13a shows the frequency response of the off-
chip implementation. It is matched around 781-798 MHz. It is noted that the reflection
coefficient is almost about -12 dB which shows poor matching which suggests that the
conjugate match and the power (or source-line) match points, which takes into account
the devices physical limits into account, are not the same. It is like the load-pull in power
amplifiers where the output conjugate match is different from the output power (load-line)
match, which takes into account the physical limits of the devices used, are not the same
[35]. This technique in the RF rectifier can be referred as source-pull.
Fig. 2.13b shows how the matching frequency can be tuned over a wide range from
850-1200 MHz. The tuning is done by a 5-bit digital capacitor bank.
The difference between the two designs is the value of the amplitude ARF that is ob-
tained from different matching networks and the main reason for the poor sensitivity of
the on-chip matching version is the poor quality factors [34] of the on-chip inductors com-
pared to off-chip ones which benefit from special low-loss processes. This leads to more
loss in the matching network. Also, it should be noted that a wide-band matching is ob-
tained in the case of on-chip matching which lead potentially to more harvested energy in
the case of wide-band signals.
Table 2.2 shows how the design is compared to other designs in the literature. The
sensitivity is reported as the available power at the antenna interface whether it is a 50 Ω
interface or other impedance. Newer technologies have smaller lengths which results in
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Figure 2.12: The output voltage versus input power at load-free conditions and charging a
2.2 nF capacitor.
smaller device capacitance (i.e., Cinter see (2.9)), the device capacitance is quadratically
proportional to the length. As a consequence, the rectifier input capacitance Crec is lower
which leads to higher voltage gain in the matching network as shown in (2.30) and (2.34).
This justifies the performance advantage of newer technologies compared to old ones. Dif-
ferential designs can offer a 3 dB improvement since the voltage gain Av of the matching
network is inversely proportional to loss in the inductors as shown in (2.30) and (2.34) and
the differential inductors have higher quality factor due to the elimination of the substrate
loss effect in the differential excitation [34].
2.5 Summary
A comparative study between an on-chip matching network and an off-chip matching
network was conducted. This Section 2 also examined the sensitivity effect of each de-
sign strategy. The RF rectifier at the sensitivity limit was analyzed and the input-output
relationship was quantified. The input impedance of the RF rectifier proved to be mainly
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(a)
(b)
Figure 2.13: Reflection coefficient of the proposed RF energy harvesting front end at load-
free conditions: (a) off-chip and (b) on-chip tunable implementations.
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Table 2.2: Comparison between the proposed RF system and other works.
capacitive. It has been confirmed that the on-chip matching network offers a flexibility
of tuning as well as integration for a more robust design. On the other hand, the off-chip
matching network gave a better sensitivity along with higher cost due to bulky off-chip
matching elements.
This work shows that better matching elements will lead to the success of RF energy
harvesting to harvest from very low levels of the incoming signals. Also, it shows how
the integrated CMOS RF energy harvesting systems can be analyzed and the limits of the
system.
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3. A FULLY INTEGRATED RECONFIGURABLE SELF-STARTUP RF ENERGY
HARVESTING SYSTEMWITH STORAGE CAPABILITY1
3.1 Introduction
Developing a green Internet of Things (IoT) technology based on harvesting energy [2,
36] from naturally available sources is one of the current research trends that avoids the use
of external batteries and/or connection to a wired permanent power source. However, this
technology is not yet mature enough for commercial use. Among the energy harvesting
sources, RF energy harvesting is a promising renewable energy source with the prime
advantages of flexibility and portability with respect to other sources. The system consists
of a receiving antenna and an RF rectifier to convert the RF energy to dc energy. The dc
energy can be used by resistive demand loads or stored for later use in capacitors and/or
rechargeable batteries. Power management is needed to control the energy flow mandates
of a self-startup feature that can provide the control circuits with the needed dc power
without any power overhead from external sources. The needed dc load power defines
the sensitivity of the RF harvesting system, and it is lower when only one capacitive load
(open circuit) is charged. The RF energy is reported to have the lowest average power
density [3]. Moreover, for a specific frequency band, the RF power varies dynamically
according to three parameters: the change of transmitted power, the distance between the
transmitter and the receiver, and the RF wireless link.
In order to tackle the variable nature of the input power, [37] proposed a dual-mode
reconfigurable RF rectifier to widen the operating power range. The reported sensitivity
was obtained for open circuit loads with no control circuits. From a top level point of view,
1Part of this section is reprinted, with permission, from M. A. Abouzied, K. Ravichandran, and E.
Sánchez-Sinencio, “A Fully Integrated Reconfigurable Self-Startup RF Energy-Harvesting System With
Storage Capability,” IEEE J. of Solid-State Circuits, vol. PP, no. 99, Jan. 2017. ©2017 IEEE.
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[38, 39, 40] describe harvesting systems in which the power management is incorporated
and only resistive loads are supported by the RF energy harvesting front ends. In [38],
an off-chip matching network and a differential RF single stage rectifier with a cascaded
boost converter are used. The harvested power is delivered to a resistive load, and the
boost converter presents an adaptive resistive load for the rectifier. In [39], RF harvesting
was used to kick-start both the control and the boost converter for thermoelectric and solar
energy harvesting. Even though the RF energy harvesting does not provide a demand load
with dc power, it provides power to the control of the chip in the vicinity of other sources.
In [40], RF harvesting is incorporated to provide the control circuits with the needed dc
power. This enables the thermoelectric harvesting to operate at lower voltages with higher
power conversion efficiency (PCE).
Therefore, for variable input power, a reconfigurable system architecture is important
to accommodate the different RF power conditions, while the extra harvested energy can
be stored in external storage elements. For the RF energy harvesting systems, full inte-
gration and self-startup are key attributes.In this work, an RF energy harvesting system is
proposed and the contributions of this work are as follows: 1) a fully integrated system
with an RF matching network, RF rectifier and power management/control circuitry, 2) a
self-startup operation while minimizing the dc power overhead from the controller with
66−157 nA current consumption, 3) a reconfigurable system to increase the available
output power with the different input power levels with an RF rectifier with a modular
design for a general number of stages N , while using all sub-blocks at the same time;
specifically, the implementation of one-two-four-eight-stage configurations, 4) a proposed
hardware solution to deliver the harvested power to different paths, such that a demand
resistive load with duty cycle capability and a storage capacitor for extra power are si-
multaneously supported with priority to the resistive load, 5) proposed non-overlapping
input/output level shifters to minimize the shoot-through power loss, and 6) and 8) a math-
55
ematical modeling for the operation of low-input power and high-input power rectifiers.
The sensitivity of the total system is −14.8 dBm at a 1 V dc output.
In this work, an RF energy harvesting system is proposed where all required compo-
nents are incorporated: RF matching network, RF rectifier and power management/control
circuitry. The system is self-startup and harvests the dc power requirements of the con-
troller. Moreover, it delivers the harvested power to a demand resistive load as well as
a storage capacitor. This makes the system a hybrid green solution [36]. The priority is
given to the main path: demand resistive load but in the case of excess available energy,
the extra energy is stored in the external capacitor which is a secondary path for the energy
flow. In the conditions of low input power and the load is demanding high current, the
system adapts itself to deliver the required current in bursts where duty cycle control is
used. This can be considered as a hardware solution and the decision is made according
to the power management unit. With the last two attributes, the proposed system takes
into account the variable nature of the energy harvesting paradigm and it has an impact
on the processing capability of the IoT node. The proposed RF rectifier is reconfigurable
with modular design for general N number of stages. In addition, it incorporates level-1
compensation for threshold voltage compensation [11].
3.2 Description of the RF Energy Harvesting System
The proposed system is shown in Fig. 3.1. It integrates the RF circuits, the controllers
and the power management. The RF energy is received by an off-chip antenna tuned at
the band of interest, which is 915 MHz. The antenna converts the electromagnetic energy,
which propagates through the space, into electric energy. For maximum power transfer
from the antenna, an LC matching network is inserted between the antenna and an RF
reconfigurable rectifier. The RF reconfigurable rectifier is an ac to dc converter, which
can be reconfigured to enhance the overall system efficiency as a function of the input
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Figure 3.1: Reconfigurable RF energy harvesting system level with power management
controller.
power. The nominal output voltage Vout is used for dc energy delivery to the main load
Iload and the storage capacitor Cstore for the extra power through the main and secondary
paths, respectively. Moreover, Vout acts as a low supply VDDL for the power manage-
ment/controller block. An auxiliary boosting rectifier is used to generate a voltage Vpower
higher than the nominal voltage Vout. The voltage Vpower is the voltage VDDH for the power
management/controller block and is used for high voltage control. Protection diodes are
used between the voltage Vpower and the voltage Vout to limit the maximum value of Vpower
without affecting the reliability of the devices. The power management/controller has four
main ultra-low power blocks: the clock generation, the voltage reference generation, the
load/storage controller, and the rectifier controller. The clock generation is used by all dig-
ital logic circuits. The reference generation is used to generate a constant voltage VBG that
is robust with variation in supply voltage, temperature and process. This is the only analog
block contributing to the overall static power. The load/storage controller is responsible
for delivering the dc energy to both the load Iload and the storage capacitor Cstore. It has
latched comparators as well as digital logic to take the appropriate decisions to control the
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system. Lastly, depending on the estimation of the open circuit value of the output voltage
Vout, the rectifier controller sends a binary control word to the RF reconfigurable rectifier
in order to choose the state of the rectifier (number of stages) yielding the desired output
voltage. The flow of extra power is limited by the secondary path maximum extraction
capability which suggests that multiple secondary paths could be used in the future for
handling larger input power.
In the next sections, the reconfigurable RF rectifier is presented along with illustrations
on how to generalize for N number of stages while using all sub-blocks. Then, the energy
delivery through the main and secondary paths is discussed.
3.2.1 Reconfigurable RF Rectifier
The reconfigurable rectifier is shown in Fig. 3.2 where the number of sub-blocks N
is kept constant for all different configurations. The typical configuration consists of N
number of stages in a series as shown in Fig. 3.2a. Each stage/sub-block takes a sinusoidal
input vRF , rectifies it to a dc output voltage, and places it in series with the output voltage
DCin of the previous stage. Thus, the final output voltage Vout is proportional to N . The
first stage is connected to the reference ground and all stages are connected to the RF input
vRF . As the input amplitude of vRF increases, the required number of stages can be low-
ered to maintain the same output voltage Vout, while increasing the supported maximum
output current. This last property means that the diodes/switches or the stage sizing should
be larger. If N/2 number of stages in series and two sub-blocks in parallel are used, as
shown in Fig. 3.2b, the stages are rearranged, such that the sizing of each stage is doubled,
compared to the typical configuration in Fig. 3.2a. The higher the input amplitude of vRF ,
the fewer stages appear in series, and the more sub-blocks appear in parallel, the larger
each stage becomes. This can increase the available output power as will be shown in the
measurements. Fig. 3.2c and Fig. 3.2d show the case where two stages and one stage are
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(a) (b)
(c) (d)
Figure 3.2: Conceptual reconfigurable RF rectifier with total number of sub-blocks N : (a)
N number of stages in series, (b)N/2 number of stages in series with 2 parallel sub-blocks
for each, (c) 2 stages in series with N/2 parallel sub-blocks for each, and (d) 1 stage with
N parallel sub-blocks for each.
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obtained with the reconfiguration of the same rectifier, respectively.
The proposed scheme reconfigures the number of stages of the RF rectifier while using
all sub-blocks that are already connected to the RF port. Additionally, as shown in Section
3.3, the reconfiguration can be done on the dc side of the RF rectifier to avoid the losses on
the RF side. In general, usingN number of sub-blocks, the number of configurations is up
to floor {log2(N)} + 1 where floor {} is the integer of the argument. The preferred choice 
of N is from the geometric sequence {1, 2, 4, 8, 16, ...}2. The circuit of the reconfigurable 
RF rectifier is shown in Section 3.3.
3.2.2 Load/Storage Control Scheme
The reconfigurable RF rectifier, as shown in Fig. 3.2, is represented by its Thevenin
equivalent circuit: an open circuit voltage source Vth and a series resistance Rth. The
energy flow from the rectifier to the main load demand RL and the remaining power to
charge the storage capacitor Cstore is controlled through the main and the secondary paths,
respectively. Fig. 3.3 shows how the two power flow paths interact. For maximum power
transfer between the rectifier and the subsequent blocks, assume the desired output voltage
from the rectifier is VOUT equal Vdc,desired:
RPM = Rth, (3.1)
Vth = NVth,stage = 2Vdc,desired, (3.2)
where RPM is the parallel input resistance of the subsequent blocks and Vth,stage is the
Thevenin voltage of any stage. The Vth can be estimated for an open circuit condition and
2In order to get the minimum transition between the minimum number of stage configurations and the 
next configuration, a base-2 log is used which results in a transition from 1 to 2. If a base-3 log was used, 
this transition would have been from 1 to 3 and N would have been preferably chosen from the geometric
series {1, 3, 9, ...}.
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Figure 3.3: The scheme used to control the power flow to the load demand and the storage
capacitor.
used to control the number of stages of the RF rectifier.
Now, we consider how to control the value of RPM . The main path always has the
higher priority to deliver energy to the resistive load. In the case of extra energy, the sec-
ondary path can take the remaining energy, while conditions (3.1) and (3.2) are satisfied.
The first situation is when the available energy from the RF rectifier is less than the load
demands, and the ratio of RL/Rth is less than one, where the load demand is characterized
by a specific RL. In order to increase the equivalent input resistance RPM , the duty cycle
control scheme is utilized to satisfy the Vdc,desired and the load demand simultaneously
with a duty cycle less than 100%. The second situation occurs when there is more avail-
able energy than the load demands and the ratio of RL/Rth is greater than one; hence, the
secondary path is activated to satisfy (3.1). One possible implementation of the secondary
path is shown in Fig. 3.3. The secondary path charges the capacitor Cf for half of the
period, and for the other half, the charge of the capacitor Cf is dumped to the storage ca-
pacitor Cstore. Thus, using this scheme, the parallel input resistance can be expressed as:
61
RPM =
RL
D
Rsecond =
RL
D

Ts
Cf
, (3.3)
where Rsecond is the equivalent input resistance of the secondary path, D is the duty cy-
cle from 0% to 100% and  indicates the parallel equivalent resistance. For the specific
implementation of the secondary path, the switched capacitor circuit [41] has an input
resistance Rsecond that is inversely proportional to the capacitance value Cf and the oper-
ating frequency fs (proportional to period Ts) of the two phases, φ1 and φ2. Therefore,
these signals are used to tune Rsecond. Finally, in the proposed architecture, there is no
specific relationship between the frequencies of the signals, Sφ1 (Sφ2) and SM . The circuit
implementation of the control circuit may impose some relationship between both as will
be mentioned in the next section.
3.3 Circuit Implementation of the Proposed System
Fig. 3.4 shows the proposed reconfigurable RF front end. The LC matching network
consists of two stages with digitally tunable capacitors to support different bands. The
reconfigurable RF rectifier provides the dc energy to the load (resistive) and capacitive
storage. As shown, an auxiliary boosting rectifier generates a second dc voltage Vpower.
Thus, there are two supplies: a nominal output voltage VDDL = Vout and a higher voltage
VDDH = Vpower. Protection diodes are used between Vpower and Vout in order to prevent
the voltage difference from going beyond a certain limit to comply with the reliability
of the devices and provide the extra current to the load so as not to waste it. There is a
trade-off in the design of the stack of protection diodes: the more diodes used, the less
effect on low voltage differences at the output (and this will affect the voltage difference
of the boosting RF rectifier at the low voltage range, which is proportional to the open
circuit voltage, as will be shown), but higher protection voltage is imposed (in the order of
the number of diodes x 0.7 V). For the current design, only two diodes are used for extra
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Figure 3.4: Reconfigurable eight-stage level-one compensated RF rectifier and cascaded
one stage with limiting/protection diodes.
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protection of the devices. A reconfigurable eight-stage (extendable to more, if needed)
RF rectifier is utilized. PMOS devices are used for compatibility with standard CMOS
technology. The nature of the voltages of each stage is: ac with no dc shift at the RF input
side, an ac superimposed on a 1X dc shift at the intermediate node, and 2X shifted dc with
no ac at the output node. Moreover, level-one compensation [11] is incorporated. In the
conventional diode-connected realization of diodes, the gate and the drain are tied together
as in [42] and deviceMX1 in Fig. 3.4. Introducing a positive (negative) voltage difference
between these two nodes for NMOS (PMOS) device can mitigate the threshold voltage
constraint of the devices. In order to realize this floating voltage VB, as shown in Fig. 3.4,
the connection between the gate of the NMOS (PMOS, for example MX4) device in the
current stage and the drain of the similar NMOS (PMOS) device in the next (previous)
stage is used. Hence, the value of VB is the dc shift from each stage to the next. The
connection should be between nodes of the same voltage nature. If the connection is taken
from m-stages away from the current stage, this is called level-m compensation [11].
The reconfiguration switches are also shown in the lower right side of Fig. 3.4 where
an SW signal controls the state of each sub-block either in series or in parallel. Each
switch network consists of three switches: PMOS switch SA, NMOS switch SB, and a
transmission gate SC . This scheme reconfigures the number of stages of the RF rectifier
while using all sub-blocks that are already connected to the RF port. Moreover, it is im-
plemented completely on the dc side of the RF rectifier where the reconfiguration switches
are not affecting the parasitic capacitance on the RF side. Since the switches are on the
dc side, the conduction loss is dominant and the switching loss is expected to be small.
The on-resistance Ron is inversely proportional to theVGS of the switch. However, the
current flow Iload is small, and therefore, the conduction loss is I
2
loadRon, and can be made
small. As the input power increases, the value of Ron decreases quickly with the increase
of Vpower where the conduction loss is once again small. Unlike [43] where stages are
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skipped (which is only acceptable for low frequency operation); here, all existing sub-
blocks are used in an efficient way. This way, the available output power from the RF
rectifier is increased.
Fig. 3.5 shows the power management block, which is part of Fig. 3.1, except for
the controller of the RF rectifier, which will be discussed in the section of implementa-
tion. It consists of a clock generation circuit, a voltage reference circuit [44], and the
load/storage controller. VDDL is connected to the reference generation blocks, all the dig-
ital circuitry, and the latched comparators, while VDDH is connected to the reference gen-
eration block and the level shifters (LS1, LS2, and LS3). The level shifters (LS1 and LS2)
are used to control the switches in both the reconfigurable RF rectifier and the main and
secondary paths of the dc energy delivery to Iload and Cstore, respectively. The proposed
non-overlapping level shifter (LS3) to shift the clock signals will be discussed. The main
path has latched comparators as well as digital logic to reconfigure the system for different
input power levels. The secondary path transfers the remaining power to Cstore through a
tunable capacitor Cf , as shown in Fig. 3.5, and the switchesM2 andM3, which operate at
a frequency fs. The higher the value of fs and Cf , the more energy is transferred through
the secondary path.
To control the main path, half of the output voltage Vout is compared with VBG. The
comparison is done through two comparators with φ1 and φ2 (see also Fig. 3.3) to effec-
tively operate twice as fast, compared to a single comparator. When Vload, which is the
same as Vout, and Iload are specified and the output power of the RF rectifier is not capable
of yielding the load power demand, the duty cycle operation is activated. Hence, the de-
livered power to the load is lowered by the value of the duty cycle while meeting the load
requirements for specific periods. To control the power flow to the load, the gate of device
M1 at top of Fig. 3.5 is switched through a level shifter. As the available output power is
high enough, signal A1 is sensed for being high for a period of time, specified here by a
65
Figure 3.5: Power management/controller: clock generation, voltage reference and power
storage controller.
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16-bit shift register A2. As a result, signal A2 goes to high, which activates the secondary
path. If the value of A1 drops to zero, a reset is used for the shift registers, and the system
waits again to raise the signal A2. If the signal A2 is high, the delay of the 16-bit shift
register UP is used to check that A2 is being high for this time. After that delay, the signal
up goes to high; otherwise, a reset to the shift register UP is used. When the signal A2
is low, the delay of the 16-bit shift register DOWN is used to make sure that A2 is being
low during this time. Then, the signal down goes to high; otherwise, a reset to the shift
register DOWN is used. The up and down signals control a 6-bit binary counter that is im-
plemented with maximum-minimum limiter logics. The control output word Dtune (at the
middle of Fig. 3.5) of the counter is used to generate the control wordDtuneo andDtunec to
control the oscillator frequency and the value of Cinter, respectively (at the bottom left of
Fig. 3.5). The frequency of the oscillator is inversely proportional to the equivalent digital
number of the control bits; hence, a NAND gate is used to invert the logic signals. When
D5 is low, the capacitor Cinter is proportional to the value of the vector D4D3D2D1D0,
and the minimum frequency is used. When D5 is high, the maximum capacitance is used
while the frequency is tuned with a frequency proportional to the value of the same vector.
In Fig. 3.6, the voltage reference [44] is shown, which is all-CMOS design. Moreover, it
is the only analog block, which consumes static power (half of the total power consump-
tion of the design). M11,M12,M33−35 are used for startup, and the remaining devices are
the core circuit of the reference generator. The reference voltage output VBG is 0.52 V
where the load capacitance at the output will affect the startup time which is critical from
a system point-of-view. This design was optimized for low power consumption with 40
nA current consumption. Other implementations can be used for better accuracy at the
expense of consuming more power.
A tunable ultra-low power current-starved ring oscillator is shown in Fig. 3.7. The
oscillator frequency is tuned through the digital capacitor bank C1 − C7. The voltage of
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Figure 3.6: Voltage reference generation.
Figure 3.7: Tunable ring oscillator and non-overlapping clock generation.
the current-starved devices,M1−M7 andM9−M15, is obtained from the VBG which is low
when the available output power is small, and the oscillator takes less-current at startup.
The oscillator feeds a non-overlapping clock generation block that produces two phases,
φ1 and φ2. The clock generation chain with the oscillator consumes 26 nA and 117 nA
for the lowest and highest frequencies, respectively. Fig. 3.8a depicts the proposed non-
overlapping level shifter (LS3) to shift φ1 and φ2 to φ1o and φ2o, respectively. The block
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takes non-overlapping input signals and produces level-shifted versions as shown in Fig.
3.5. The implementation is done through cross-coupling of the two level shifters. The use
of two regular level shifters cannot guarantee the non-overlapping operation of the output
clocks, which is important to minimize the losses in the digital circuits. Simulation results
for the non-overlapping behavior are shown in Fig. 3.8b. The non-overlapped high voltage
signals φ1o and φ2o are used for the implementation of the controller of the RF rectifier as
will be shown.
Table 3.1 shows the truth table for the signals of the control switches of the reconfig-
urable RF rectifier. A one bit per sub-block SW(1-2 ... 7), illustrated in Fig. 3.4 in the
lower right side, is needed. The bits are generated by three independent signal controls,
N0, N1 and N3. Signal N3 is used, instead of N2, to highlight that N2 will be redundant
and is equal to N0. The implementation of the controller of the RF rectifier circuit is
shown in Fig. 3.9. The controller of the RF rectifier senses the voltage of the last non-
reconfigurable stage Vth,stage, which is proportional to the open circuit voltage of one stage
and then, compares it to different threshold levels. As the available output power and the
value of Vth,stage increase, fewer stages are used to obtain better efficiency. The value of
VBG is designed to be 1/4 of the desired open circuit voltage Vth, for this N = 8 design,
where scaling is used between the values of Vth,stage and VBG in order to maintain low
Table 3.1: Truth table for the control signals of the reconfigurable RF rectifier.
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(a)
(b)
Figure 3.8: Proposed non-overlapping cross-coupled level shifter: (a) circuit. (b) simula-
tion with exaggerated rise/fall times for illustration.
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Figure 3.9: Controller of the RF rectifier circuit implementation.
voltage operation. The estimation of Vth by a multiple value of Vth,stage is valid, given
that the loading current from the auxiliary RF rectifier is small, compared to the current
supplied by the main RF rectifier. The switching signals SW1, SW3, SW5, and SW7 are
the same since all odd stages shall be either connected to the output or to the next stage.
For the switching signals connected to even stages, there should be symmetry in control
signals between the beginning and ending of the reconfigurable RF rectifier; hence, SW2
and SW6 have the same signals. A switched capacitor C1 voltage difference circuit is
used to measure the voltage Vth,stage periodically, and a deep-subthreshold voltage divider
is used to get Vth,stage/2 and VBG/2. High voltage clocks are needed for sampling, and
the non-overlapping level shifted signals φ1o and φ2o are used. This prevents the shoot-
through current loss. Moreover, latched comparators, logic circuits and shifters generate
the required control bits to decide the number of stages. There is no direct interaction
between the controller of the RF rectifier and the power management/controller, as shown
in Fig. 3.5. However, the former circuit, with a fast path, directly controls the final open
circuit voltage of the RF rectifier, which indirectly affects the signals of the latter. The
loop of the control of the RF rectifier has a faster response by having less delay than the
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loop of the power management/controller.
3.4 Modeling of the RF Rectifier
The RF rectifier is composed of a cascade of a multiple of ac to dc conversion stages.
Each stage converts the ac input and feeds its dc output VDC to the next stage [42]. The
dc voltage is accumulated from one stage to the next. The final dc output voltage Vout is
related to the number of series stages N by the relation: Vout = NVDC .
The main parameters of the RF rectifier are:
1. Harmonic content
2. Input impedance (Zin)
3. Output dc current (IDC)
4. Power Conversion Efficiency (PCE)
The input impedance is considered as the parallel combination of a resistive part Rrect =
1/Gin and a reactive part Xrect = 1/Bin. The value of Rrect is related to Vin and Iin,
which are the fundamental amplitudes of the input ac voltage and current, respectively.
Here, Rrect is analyzed using the nonlinear operation of the diodes. The nonlinear voltage-
dependent capacitance of the pn junctions, which is part of the diode-connected devices,
contributes to the input capacitance of the RF rectifier. The average value of the nonlinear
varactor, as was discussed in [16], is dependent on the voltage swing, and the power levels,
across the pn junctions. This will affect the matching network performance and introduces
mismatch. In [29], an automatic tuning feedback loop was introduced. Here, the matching
network is preset for the low input power levels and the variation of the input impedance,
with different input power levels, will be partially compensated by the reconfigurable op-
eration of the RF rectifier, as will be discussed in subsection 3.4.4. The power conversion
72
efficiency is given by:
PCE =
PDC,out
Pin,fundamental
. (3.4)
In these models, the classical equation current-voltage relation of the diode:
id = IS (exp (vdiode/VT )− 1) , (3.5)
is used where IS is the saturation current, vdiode is the voltage across the diode, VT is the
thermal voltage and equals to KT/q (26 mV in room temperature), and id is the diode
current. Although (3.5) is not accurate for deep submicron technologies, where the slope
factor n is different than 1 [42], it is used to get closed form expressions of the rectifier
parameters. Here, ISN is the total IS current for all sub-diodes and equals to NIS . More-
over, the total input resistance of the N -stage RF rectifier is the parallel combination of
the resistance of each stage [42].
At low-input power, both the RF current and voltages, at the input terminal of the RF
rectifier, are sinusoidal. As the input power increases, while the current is approximately
sinusoidal, the voltage waveform starts to deviate from the sinusoidal behavior. Other than
that, Harmonic Balance should be used where nonlinearities of both currents and voltages
appear dominant. Thus, the rectifier can operate in two modes [45]: the voltage-mode and
the current-mode, which are equivalent to low-input power and high-input power modes,
respectively. The modeling of the RF rectifier is carried out in the appendices, only the
highlights are discussed here in this section. A fixed output voltage VDC is assumed, and
the parameters are derived according to this VDC constraint and the input condition.
3.4.1 Low-Input Power RF Rectifier
In this mode, the input of the RF rectifier is assumed to be a sinusoidal voltage as shown
in Fig. 3.10. In any configuration of the LC matching that guarantees the input resistance
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Figure 3.10: One-stage RF rectifier for illustration with voltage-mode or current-mode
excitation.
is much higher than the source resistance, the rectifier is said to be in the voltage-mode.
Assuming the input voltage is sinusoidal:
vin = Vin cos (ωot) . (3.6)
The harmonics in the input current are given by:
iin [n, odd] = 2IS e
−VDC/2VT In
(
Vin
VT
)
. (3.7)
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Moreover, the expression of the input resistance (for N stages), becomes:
Rrect =
VinN e
Vout/2NVT
2ISN I1
(
Vin
VT
) . (3.8)
The output dc current yields:
IDC =
ISN
N
(
e−Vout/2NVT I0
(
Vin
VT
)
− 1
)
, (3.9)
and the power conversion efficiency (for N stages) is:
PCE =
VoutISN
(
e−Vout/2NVT I0
(
Vin
VT
)
− 1
)
N Pin,fundamental
. (3.10)
3.4.2 High-Input Power RF Rectifier
In this mode, the input of the RF rectifier is assumed to be a sinusoidal current as shown
in Fig. 3.10. In any configuration of the LC matching that guarantees the input resistance
is much lower than the source resistance, the rectifier is said to be in the current-mode.
Assuming the input current is sinusoidal:
iin = Iin cos (ωot) , (3.11)
The third harmonic in the intermediate voltage vd, which is the same as the input voltage
since the input capacitor is short circuit at high frequencies, is given by:
vd[3] =
4 (1 + P 2)
3/2
VT
3πP 3{(
8P 2
1 + P 2
− 2
)
K
(
P√
1 + P 2
)
−
(
2 +
7P 2
1 + P 2
)
E
(
P√
1 + P 2
)}
, (3.12)
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where P = Iin
ISN
N eVout/2NVT . The expression of the input resistance yields:
Rrect =
4
√
1+P 2
piP
VT
{
K
(
P√
1+P 2
)
− E
(
P√
1+P 2
)}
Iin
, (3.13)
The output dc current is given by:
IDC =
ISN
N
(
2
π
eVout/2NVT
√
1 + P 2 E
(
P√
1 + P 2
)
− 1
)
, (3.14)
and the power conversion efficiency is:
PCE =
VoutISN
(
2
pi
eVout/2NVT
√
1 + P 2 E
(
P√
1+P 2
)
− 1
)
N Pin,fundamental
. (3.15)
3.4.3 Level-m Compensation Effect on the RF Rectifier Relationships
As derived in Appendix, all previous equations where IS is encountered shall be re-
placed by I
′
S = IS exp
(
mVDC
φt
)
. From (3.10), in the low-input power operation, the PCE
of the rectifier is independent of the saturation current IS , and the compensation will have
no effect on the PCE in this regime. However, the input impedance, from (3.8), is affected
and decreased where the rectifier starts to leave that mode of operation. The IS affects all
the characteristics of the high-input power mode.
3.4.4 Number of Stages and Input Amplitude Effects
As shown in Fig. 3.11, a large signal S-parameter transistor level simulation is plotted
for different stage configurations. The return loss S11 of the RF front end is plotted while
sweeping input power, maintaining a constant output voltage of 1 V and using a preset
configuration for the matching network. The system shows that the input matching can be
maintained over a wider input range compared to a single configuration. For example, at
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Figure 3.11: Large signal S-parameter simulation while input power is varied.
Pin = −7.5 dBm, the use of an eight-stage configuration yields a return loss of −6 dB,
which results in a reflection loss of 1.26 dB, while the use of a one-stage configuration
yields a reflection loss of 0.14 dB. This directly affects the efficiency of the RF front
end with percentages of 86.5% for the former case and 98.4% for the latter case. Thus,
reconfiguration can maintain the input matching conditions and reduce reflection loss. We
concluded that automatic tuning of the matching network does not satisfy the overhead
and, thus, can be omitted.
The PCE increases (or decreases) as the number of stages decreases (or increases)
while using all sub-blocks. It is desirable to have the lowest number of stages in order
to increase the available output power. On the other hand, a minimum number of stages
must be used to get sufficient dc output voltage for small inputs. Thus, as the input ampli-
tude increases (or decreases), the number of stages should decrease (or increase) and the
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rectifier is required to have more (or less) stages to generate a required dc output voltage.
3.4.5 Matching Network Design
The tunable matching network can be considered as a cascade of three L matching
sections [34], as shown in Fig. 3.4 at the top right side: the first section is composed of the
input capacitance Crect of the rectifier and LM1, while the second section is represented
by CBM1 and LM2. The third section consists of CBM2 and the bonding wire with any
parasitic inductance to the source. The objective of the matching network is to transform
the source (antenna) impedance, which is 50Ω, to the rectifier input resistanceRrect, while
absorbing the value of Crect into the design. The desired impedance to each L section is
Rs. Moreover, each L section is loaded by Rp, where Rp is the input impedance of the
next L section, and the loaded quality factor is Qi. Hence, the design equations [34] are:
Rp =
(
1 +Q2i
)
Rs, (3.16)
Qi =
ωoLMi
Rs
, (3.17)
LMiCMi = ω
2
o , (3.18)
where ωo is the operating frequency (900 MHz is used), CMi and LMi are the capacitance
and inductance of each section, respectively and i=1, 2, ... n. The total efficiency is the
product of the efficiencies of the individual sections. Due to the limited quality factor QL
of the on-chip inductors, which are typically between 6 to 7, [46] showed that in order to
maximize the total efficiency, the values of Qi should be equal. This imposes a constraint
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on the interface impedance between the sections. Thus, Qi will be:
Qi =
√(
Rrect
Rs,50
)1/n
− 1, (3.19)
and the overall efficiency would be:
η = 1− n
QL
√(
Rrect
Rs,50
)1/n
− 1, (3.20)
where here, n=3 and the first section, composed of LM1 and Crect is not fully controllable
since Crect is defined by the input capacitance of the RF rectifier. The expected voltage
boosting of the matching network is given by
√
Rrect/Rs,50.
3.5 Experimental Results
The proposed RF energy harvesting system was designed and fabricated using 0.18
µm CMOS technology. The die photo is shown in Fig. 3.12, the active chip area is 1.08
mm2 where the area of the reconfigurable RF front end is 0.756x0.624 mm2, and the power
management/controller takes 1.084x0.56 mm2.
The RF front end consists of the LC matching network and the reconfigurable RF
rectifier. The values of LM1 and LM2 are respectively 12.6 nH and 30 nH with chip ar-
eas of 260x260 µm2 and 360x360 µm2. On the antenna side, the loaded quality factor is
small, which permits the use of lower quality factor with a higher inductance value LM2
to achieve the input matching. On the other hand, the loaded quality factor on the input
of the rectifier is high, so LM1 is chosen for maximum quality factor QL (about 8). The
maximum values of the tunable capacitors CBM1 and CBM2 are 300 fF and 5.7 pF, respec-
tively, excluding the parasitic capacitance at the inductor terminals. The test setup for the
RF front end is shown in Fig. 3.13 (a). Moreover, Fig. 3.13 (b) shows the test setup for
the total system, which will be described shortly. A data acquisition (DAQ) card is used
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Figure 3.12: Micrograph of the RF energy harvesting system prototype IC.
to control the input power sweep of the RF generator and to record values of the output
voltages. The RF front end is measured for all configurations of the RF rectifier in Fig.
3.14. Note that the right vertical axes have ranges that are different for the sub-figures.
Output voltage versus input power for different load currents is plotted. This test mea-
surement was conducted for a range of load resistances from 2 kΩ to 10 MΩ. It was done
with external switching signals with a 1.8 V supply level. In Fig. 3.14a, an eight-stage
configuration is used. When Pin = −18 dBm, the RF front end will provide a 1 V dc out-
put voltage for a load resistance of 10 MΩ. Note that the delivered current range is from
0 to 120 µA for the input power range from−25 dBm to 2.5 dBm. In Fig. 3.14b, with
the use of four-stage configuration, the delivered current range extends from 0 to 220 µA
for the same input power range while delivering an output voltage of 1 V at higher input
power range than shown in Fig. 3.14a. The use of two-stage and one-stage in Figs. 3.14c
and 3.14d respectively widens the current delivery to ranges between 0 and 380 µA and
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Figure 3.13: Test setup for: (a) RF front end, (b) RF energy harvesting system.
between 0 and 500 µA, while delivering an output voltage of 1 V for the high input power
ranges. At the lowest load and high power delivery, the switching signals at the gate of the
switches are not high anymore with respect to the source/drain, and that is why the output
voltage is almost unchanged. With ideal switches, the output voltage of the RF rectifier is
expected to rise monotonically, as the number of stages increases despite maintenance of
the same input power, which raises reliability issues of the fabricated chip. For non-ideal
switches, the voltage output voltage is decreased by the values of the voltage drop across
the switches which is proportional to IoutRon and the configured number of stages (one,
two, four, or eight).
It is appropriate here to consider the PCE of the main load path compared to previous
results. But when the two paths are considered, due to non-ideal losses, the PCE is de-
graded (as will be shown). The PCE versus input power, considering only the main path, is
shown in Fig. 3.15 where the PCE is plotted for output voltage greater than 1 V. This con-
straint on the output voltage is arbitrary, and depends on the system design of the power
81
(a) (b)
(c) (d)
Figure 3.14: Steady-state measurements of the output voltage for the cascade of the re-
configurable RF rectifier and the on-chip matching network versus the input power Pin for
different output currents Iout (more current obtained for fewer stages): (a) eight-stage, (b)
four-stage, (c) two-stage, and (d) one-stage.
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Figure 3.15: Power conversion efficiency, including the matching network and the RF
rectifier, versus input power Pin for different stage configurations for output voltage greater
than 1 V.
management circuit succeeding the RF rectifier. When the output voltage is less than 1 V,
the PCE is plotted as zero. The plot shows that at low input power, a higher number of
stages is required to get the sufficient output voltage. As the input power increases, fewer
stages are needed. Moreover, each configuration of the RF rectifier has an input power
range where the PCE is maximal. The total PCE is defined as:
PCE = ηmatchingPCErect, (3.21)
where ηmatching is the efficiency of the matching network and PCErect is the power con-
version efficiency of the RF rectifier. ηmatching is dependent on the quality factor of the
matching elements where off-chip equivalent elements for a non 50 Ω antenna/rectifier
interface [29] and potential system-in-package elements [47] give an advantage. On the
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other hand, PCErect is process dependent where the characteristics of the diodes, mainly
the threshold voltage and leakage current, affect this number. Different processes like
silicon-on-insulator (SOI) and high performance customized processes [47] gives perfor-
mance advantage where similar results for RF power amplifiers are published in the liter-
ature. The product [47] has a higher PCE with a large package of 0.625x0.53 inch2, and
the details of the design and the fabrication technology are not published. Therefore, it is
difficult to compare to the proposed design.
In addition to that, the reconfiguration of the number of stages of the RF rectifier
introduces ohmic losses on the dc side of the rectifier which should be, by careful design
of the reconfiguration switches, small; however, they eventually contribute to the losses of
the RF rectifier.
The total RF energy harvesting system is measured at startup conditions to show the
duty cycling capability of the system as shown in Fig. 3.16 where the load voltage Vload
starts from 0% duty cycle to 100% at a sufficient input power. The steady-state duty cycle
is plotted versus the input power. The test setup for the RF energy harvesting system is
shown in Fig. 3.13 (b). The DAQ card is used for recording values of different signals,
and sending control signals to the RF generator. Then, the transient measurement results
of the system are shown in Fig. 3.17 for different wider ranges Pin with a demand current
of 1 µA represented by 1 MΩ resistance and a Cstore of value 100 µF. The measurement
results are obtained by sweeping input power in 2.5 dB steps from−19.2 dBm to 0.8 dBm,
where each lasts for 10 seconds. At low power, the controller circuit powers up, and the
sensitivity for that is measured at −14.8 dBm, when the load begins to receive the duty
cycled current. As Pin increases, the number of stages decreases. The voltage reference
is constant with Vpower except for supplies exceeding 3 V. Vload, the storage capacitor volt-
age Vstore, Vout and Vpower are shown in Fig. 3.17. At low input power and low available
output power, the load current is duty cycled and no power is delivered to Cstore. As the
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Figure 3.16: Measurements of the startup of the system versus input power with small
steps to show the duty cycling feature (duty cycle D) of the system.
input power increases, the load current is continuous, the output voltage is designed to be
regulated to twice VBG and charges are transferred to Cstore, where the secondary path is
used to absorb the extra energy. The values of the maximum frequency fs and maximum
capacitance Cf limit the maximum extra absorbed energy where in simulations, larger Cf
capacitance helps to maintain the regulation at high input power levels. For the current
design of the secondary path, the power extraction through this path is bounded to a value
proportional to 1
2
CffsV
2
sout and the energy flow through this path saturates when the maxi-
mum Cf and fs are used. So, the extra power needs to go somewhere which is shown here
to be a higher value of Vout voltage than 1 V and Pout = VoutIload. The increase of Vload
also affects the efficiency of the RF rectifier (the reported PCE in Fig. 3.15 is for specific
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(a) (b)
(c) (d)
Figure 3.17: Transient measurement results for sweeping input power in 2.5 dB steps from
−19.2 dBm to 0.8 dBm, where each lasts for 10 seconds: (a) sweep of the input power.
(b) the startup of the reference voltage, (c) the change of the number of stages, and (d) the
different dc output voltages.
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loads) which will affect the end-to-end efficiency. A potential solution is to cascade a low
dropout regulator (LDO) to filter any variation since the maximum capability of the sec-
ondary path will be reached when the maximum power extraction capability is reached.
This will be at the expense of more complexity and power consumption. For simplicity,
no LDOs were used in the current implementation. At very high input power, higher than
0.8 dB, the secondary path reaches a higher voltage than its maximum capability, and
the dc voltages start to increase; particularly, the reference voltage, which causes all the
other voltages to increase at the same rate. This is a typical case for non-reconfigurable
RF rectifiers, where the output voltage increases as the input power increases. But here,
this is prevented from happening until a very high input power is reached, where higher
maximum values of operating frequency and/or Cstore should be used to further improve
the design. The RF rectifier switches back and forth between two-stage and four-stage
configurations when the input power is between −6.7 dBm and −1.7 dBm. The differ-
ence between Vpower and Vload is around 0.5 V. The loading effect of the protection diodes
introduces some error in the estimation of the open circuit voltage. This switching action
increases the ripples on the output voltages of the system in these regions of operation and
the efficiency is degraded from the optimal value due to this estimation. More protection
diodes in series will decrease this toggling error, but since a standard CMOS process, with
no high voltage devices, was used, the number of series protection diodes was limited to
only two, which prevented the value of Vpower to reach high voltage. The effect of the
error, due to the protection diodes, was to shift the decision points of the number of stages
to be used. According to our simulations, when protection diodes are omitted (or the use
of more stack of diodes), the (Vpower − Vout) can go to twice Vout. Table 3.2 shows an es-
timation of the amount of harvested energy and energy consumption (power multiplied by
duration) of the main building blocks at different input power levels, assuming a 10 second
period. The consumption of the level shifters is not taken into account since it is negligible
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Table 3.2: Harvested energy and consumption in µJoule for 10 seconds duration.
provided that nonoverlap clocking is guaranteed. The harvested energy is calculated for
both the load Iload and the storage capacitor Cstore. To the best of the authors’ knowledge,
the proposed work is the first work to harvest the extra power in an RF energy harvesting
system. For the case of a fixed load shown here as 1 MΩ, about 3X power is extracted at
0 dBm with respect to the fixed load. The limited value of (Vpower − Vout) will introduce
losses in the switches and especially the switches near the end. So, the performance of the
switches suffers resulting in a poor efficiency. Also, higher values of Vout will degrade the
RF energy harvesting front end. The I-V curve of the rectifier has the maximum efficiency
at the point where the voltage starts to decrease, and maximum current can be obtained.
The maximum capability of the secondary path limits the extracted power of this path.
More extracted energy can be obtained at high input power with the use of larger values of
Cf in the secondary path or multiple secondary paths.
If the input power becomes low or is absent, storage capacitor Cstore, after some charg-
ing time passes, can be used to feed the demand current, which is represented by the 1 MΩ.
The off-chip capacitor Cstore, which is an aluminum electrolyte with a value of 100 µF,
is switched with an external switching circuit for the purposes of proof of concept. A
low leakage switch, with leakage in the range of 1-2 nA, is also used. Fig. 3.18 shows
the different time loading cases for eight hours. First, no power is delivered to the load
and leakage effects are observed. After 8 hours, the voltage across the storage capacitor
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Figure 3.18: Experimental results for storage capacitor delivering power to load.
is reduced by 15%. For a 10 seconds periodic time and duty cycles of the 0.01%, 0.1%,
and 1%, the storage capacitor is able to support the demand of the load with different
lifetimes. The lifetime will be dependent on how low voltage the load can operate with.
For instance, for 0.01% duty cycle, the voltage is reduced by 20% after nearly 5 hours.
Using lower leakage capacitors such as film capacitors or super-capacitors can prolong the
operation of the system.
Table 3.3 shows how the design is compared to other designs in the literature. The
proposed design is reported to be self starting, incorporates power management and de-
livers power to a load where previous works used RF energy harvesting either to startup
or deliver power to a load. Simultaneous delivery of power to the load and a storage ca-
pacitor with two different paths is a unique practical feature. This can allow the separate
optimization of the two paths, where the former is real-time, and the latter is slow and
used for long-term operation. The output dc voltage is bounded, and the design is recon-
figurable to maximize the PCE. No extra off-chip inductors are used, and the passives are
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Table 3.3: Comparison table with other energy harvesting systems.
integrated on-chip with tuning capability. The process is a standard 0.18 µm CMOS, and
the reported sensitivity is for a 1 V output voltage where the system startup happened and
the controller is operating and taking a very low current of 66 nA for low oscillator fre-
quency operation and it increases to 157 nA for the highest oscillator frequency. Lower
voltage operation and newer technologies, with lower channel length or lower threshold
voltage devices, enable better sensitivity.
3.6 Conclusions
A fully integrated system with an LC matching network, RF rectifier, clock generation,
voltage reference and power management/control circuitry is presented in this Section 3,
yet the system features a self-startup operation with no external supply help. The full in-
tegration of all functionalities on a single CMOS chip proves to be a promising low-cost
solution. In order to increase the available output power, a novel reconfigurable modu-
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lar RF rectifier circuit is presented. The dc power is delivered to the load only, when
the voltage on the load can reach the desired voltage; otherwise, the power management
waits until this condition is satisfied and delivered power is duty cycled. Moreover, the
extra available output power can be stored for future usage. This two-path power delivery
scheme enables the support of real-time loads, increases the extracted power from the RF
front end, and stores the extra power in external storage elements. For the proof of con-
cept, only one secondary path is used, but multiple secondary paths can be incorporated
to enhance the extraction capability of the extra available power at the expense of more
complex logic circuits. Finally, a new circuit for non-overlapping level shifters is proposed
and used in the design to overcome shoot-through power loss.
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4. RF ENERGY HARVESTING FROM OUT-OF-BAND BLOCKERS OF
WIRELESS RECEIVERS1
4.1 Introduction
Wireless transceivers are a key-enabling building block for Internet of Things (IoT)
technology to establish communications between different systems, geographic, vendors,
and industries. Due to the expected increase in the number of installed devices for con-
sumer and industrial applications, [48], low-power energy-efficient designs are expected
while tolerance of out-of-band blockers should be taken into account. Out-of-band block-
ers can be large enough, like the GSM communications where an out-of-band 0 dBm
blocker is expected to present at a spacing of 80 MHz, to saturate the RF receiver, lower
the gain, and increase the Noise Figure (NF).
From another point of view, energy harvesting is expected to be integrated in IoT stan-
dards to enable green operation where required power from the IoT nodes is scavenged
from ambient sources. Specifically, RF energy harvesting converts the RF ambient elec-
tromagnetic waves to useful dc energy. A minimum input signal is a characteristic of these
systems and has been analyzed in [42] and Section 2 for integrated CMOS designs with
on-chip and off-chip matching networks where charging capacitors take a considerable
amount of time at the sensitivity levels. However, in the presence of large RF blockers, the
input signal is large enough to operate the system in a more efficient way [8, 29].
In this work, an energy efficient RF wireless receiver system that not only tolerates
but leverages the blocker is presented. RF energy harvesting is incorporated by using the
high RF power from the blockers and provides demand dc power of the receiver (partially).
1Part of this section is reprinted, with permission, from O. Elsayed, M. Abouzied, and E. Sánchez-
Sinencio, “A 540 W RF wireless receiver assisted by RF blocker energy harvesting for IoT applications with
+18 dBm OB-IIP3,” in IEEE Radio Freq. Integr. Circuits Symp. (RFIC), May 2016, pp. 230– 233. ©2016
IEEE.
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Thus, the effective power consumption is even lower and the RF receivers can benefit from
the available energy of the large blockers.
4.2 Proposed RF System Architecture
The proposed RF system architecture is shown in Fig. 4.1. The antenna receives
in-band small signals and large out-of-band blockers. The typical RF receiver chain is
shown at the bottom where an LC matching network is used for impedance transformation
and . Another rule of the matching network is to filter out to some extent the out-of-band
blockers. The proposed system introduces another path for the blocker signal flow where
an RF rectifier is used for ac to dc conversion of the RF power. An LC matching network
is used to transform the input impedance of the wireless receiver block to the antenna
impedance (assume 50 Ω) for maximum power transfer and blocker signal selection due
to the bandpass nature of the input impedance Zin,REC . The ripple on the output voltage
VOUT is filtered by an off-chip capacitor CL, and VOUT is used to supply the wireless
receiver with dc power as a recycling process of the RF blocker. Thus, although the RF
blockers are considered non-desirable signals for their effects on the traditional receivers,
they can be used in the proposed system to assist the wireless receiver, lower it effective
power consumption or even going batteryless design as an ultimate goal. The same antenna
is used for concurrent reception of both signals: the receiver and blocker signals.
4.3 Proposed Differential RF Rectifier with Integrated Passives
RF energy harvesting consists of an on-chip matching network and a differential cross-
coupled [5] two-stage RF rectifier as shown in Fig. 4.2. The analysis part will focus
on the cross coupled stage and derive the equations for the output dc voltage versus the
input swing for different output currents, the input impedance Zin,stage, and the power
conversion efficiency (PCE) which is defined as the output dc power divided by the input
fundamental ac power.
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Figure 4.1: Proposed RF system comprising of RF receiver assisted with out-of-band
blocker RF energy harvesting.
Figure 4.2: Proposed RF energy harvesting front end comprising of matching network and
RF rectifier.
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4.3.1 Architecture of the RF Energy Harvesting Front End
Two series inductors are used to match the RF rectifier to the out-of-band frequency
range. Differential design is chosen due to the balanced nature of the wireless receiver
design. The RF energy harvesting should present high input impedance for in-band signals
(not to affect the matching of the receiver and Noise Figure) and an input impedance of 50
Ωfor the out-of-band frequency range of the blockers as shown in Fig. 4.3a. As illustrated
on the Smith chart of Fig. 4.3b, for the in-band frequency range which is marked with
circle markers, the input impedance of the wireless receiver Zin,RX is 50 Ω while the
input impedance of the RF rectifier Zin,REC is high impedance, and it is capacitive by
nature as will be explained in Section 4.3.2. For the out-of-band frequency range which is
marked with square markers, Zin,RX is now high impedance, and inductive according to
our simulations, and Zin,REC is matched for maximum power transfer.
The RF rectifier does ac to dc conversion of the out-of-band blockers. It is a two-stage
design in order to maximize the PCE. However, this affects the minimum detectable signal
of the rectifier. The analysis of each stage is shown in the next Section 4.3.2.
4.3.2 Analysis of the Differential RF Rectifier
The cross-coupled structure, as shown in Fig. 4.4a, is composed of: two parallel volt-
age clampers and two half-wave rectifiers. The former consists of capacitor, Cm, and
device, MD1, and the latter consists of capacitor, Cm, and device, MD2, with output sig-
nals,M and N , respectively. The capacitors, Cm, works as a short for high frequency and
opens for dc values. Assuming an input voltage waveform vin = A cos (ωBt), the signals,
M and N , have a dc shift and sinusoidal parts superimposed on that dc shift which are out
of phase. The two half-wave rectifiers are: devices, MD3 and MD4, and capacitor, Cout.
They work as ac to dc converters with out-of-phase operation as well. The output voltage
VREC is dc voltage with ripple at twice the operation frequency ωB. Due to symmetry, the
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(a)
(b)
Figure 4.3: In-band and out-of-band input interface: (a) desired reflection coefficient S11
for the receiver and the rectifier at different bands and (b) smith chart different input
impedance for different frequencies.
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(a)
(b)
Figure 4.4: One stage of the RF rectifier: (a) CMOS realization and (b) typical full bridge
diode implementation.
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dc shift atM and N is VREC/2.
The arrangement of the devices MD1, MD2,MD3, and MD4 can be viewed as the typ-
ical full bridge rectifier [49], as shown in Fig. 4.4b. Instead of connecting the gate to the
drain of each device, in the diode implementation of the full ridge circuit, cross-coupling
between the nodes M and N is used. If device MD3 is considered, the gate voltage N
is out of phase from the source voltage M . So, when the device is conducting (not con-
ducting), the voltageM is the highest (lowest) while the voltage N is the lowest (highest)
voltage, which helps to create a better on (off) resistance of the switch. That way, the
cross-coupling is thought to introduce better switches/diodes.
In this part, the analysis of this structure is done assuming a sinusoidal voltage at the
input of the RF rectifier. This is done for the sake of deriving behavioral trends for the
operation although the correct way to analyze this structure in the case of the high power
operation, which is the intended mode of operation in this work, is to assume sinusoidal
current and the voltage waveform will deviate from the sinusoidal operation. To find the
input/output governing equations of the devices, the starting point is the equation of weak-
inversion NMOS [31]:
IDSn = µnCoxφ
2
t
W
L
exp
(
(VGS − VT )
nφt
){
1− exp
(
−VDS
φt
)}
, (4.1)
where IDSn is the current through the channel of the transistor with its positive direction
from drain to source; µn is the mobility of the carriers; Cox is the capacitance of the
oxide layer per unit area; W is the channel width; L is the channel length, and φt is the
thermal voltage (φt = KT/q), which equals to 26 mV at room temperature. n is the slope
factor; VT is the threshold voltage; VGS is the gate-source voltage or the control voltage
of the channel, and VDS is the drain-source voltage (the voltage across the channel with
the direction of the current). Although the slope factor deviates from the value 1 as was
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discussed in [42], Section 2, for the sake of simplicity here, it is assumed to be 1. Thus,
IDSn = IB
{
exp
(
VGS
φt
)
− exp
(
VGD
φt
)}
, (4.2)
where IB = µnCoxφ
2
t
W
L
exp (−VT/nφt), and it is the design parameter for the device with
the proper choice ofW/L. For a PMOS, the equation should be:
IDSp = IB
{
exp
(
VSG
φt
)
− exp
(
VDG
φt
)}
. (4.3)
4.3.3 Derivation of the Output Voltage VREC (DC operation)
The currents that follow through the devicesMD3 andMD4 are:
IDS3 = IB
{
exp
(
A
φt
cos (ωBt)
)
− exp
(
VREC
2φt
)
exp
(
A
2φt
cos (ωBt)
)}
, (4.4)
IDS4 = IB
{
exp
(−A
φt
cos (ωBt)
)
− exp
(
VREC
2φt
)
exp
(−A
2φt
cos (ωBt)
)}
. (4.5)
Writing KCL at the output node yields:
IREC = 2IB
{
cosh
(
A
φt
cos (ωBt)
)
− exp
(
VREC
2φt
)
cosh
(
A
2φt
cos (ωBt)
)}
, (4.6)
where the dc component corresponds the output current Iout. Using modified Bessel func-
tions Im (x) which are discussed in [32],
e±x cos(ω0t) = I0 (±x) + 2
∞∑
n=1
In (±x) cos (nω0t) , (4.7)
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and the relationship in [32]:
cosh (x cos (ω0t)) = I0 (x) + 2
∞∑
n=even
In (x) cos (nω0t) . (4.8)
Thus, using (4.8) and substitute in (4.6) yields,
VREC = 2φt ln

I0
(
A
φt
)
− Iout
2IB
I0
(
A
2φt
)

 . (4.9)
4.3.4 Derivation of the Input Impedance Zstage and PCE (AC operation)
The input ac impedance can be modeled as a parallel R-C network where the paral-
lel resistance is Rstage, the admittance Bstage and the parallel capacitance is Cstage. The
capacitance is due to bottom plate capacitance Cbottom of Cc, and to the equivalent gate
capacitance CB of the devices used. The gate capacitance CB ≈ CoxWL. Thus,
Cstage ≈ Cinter ≈ 2CB + Cbottom ≈ 2CoxWL+ Cbottom ≈ 2CoxWL. (4.10)
The currents that follow through the devicesMD1 is:
IDS1 = IDS4, (4.11)
Writing KCL at the either of intermediate nodes, here chosen to beM , yields,
iin = 2IB
{
sinh
(
A
φt
cos (ωBt)
)
− exp
(
VREC
2φt
)
sinh
(
A
2φt
cos (ωBt)
)}
, (4.12)
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where the fundamental component corresponds the fundamental input current iin. Using
the relationship in [32]:
sinh (x cos (ω0t)) = 2
∞∑
n=odd
In (x) cos (nω0t) , (4.13)
and substitute in (4.12) yields the following expression for the input admittance,
Bstage =
2IB
A
{
I1
(
A
φt
)
− exp
(
VREC
2φt
)
I1
(
A
2φt
)}
. (4.14)
Fig. 4.5 shows the plots of the output voltage VREC and the input resistance 1/Bstage
versus the normalized current Iout/IB for different values of input amplitude A. For the
evaluation of Bstage, the value of IB is chosen to be 1 nA. The quality factor can be
expressed by:
Qstage =
ωBCstage
Bstage
. (4.15)
The PCE can be derived using (4.9) and (4.14):
PCE =
VRECIREC
A2Bstage
. (4.16)
4.3.5 Compare to Diode-Connected Devices (no Crosscoupling)
Repeating the above procedure to obtain the dc operation shows that the first term in
4.6, which has the form ofcosh
(
A
φt
cos (ωBt)
)
, yields 1 and
IREC,diodes = 2IB
{
exp
(−VREC
2φt
)
cosh
(
A
2φt
cos (ωBt)
)
− 1
}
, (4.17)
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(a) (b)
Figure 4.5: Model results for one-stage of the cross-coupled RF rectifier versus the nor-
malized current Iout/IB for different input amplitudes A where (a) is the output voltage
VREC and (b) is the input resistance 1/Bstage.
Thus, using (4.8) and substitute in (4.17) yields,
VREC,diodes = 2φt ln

I0
(
A
2φt
)
1 + Iout
2IB

 . (4.18)
Repeating the above procedure to obtain the ac operation shows that the first term in 4.12,
which issinh
(
A
φt
cos (ωBt)
)
, vanishes and
iin = 2IB exp
(−VREC
2φt
)
sinh
(
A
2φt
cos (ωBt)
)
, (4.19)
which yields the following expression for the input admittance,
Bstage,diode =
2IB
A
exp
(−VREC
2φt
)
I1
(
A
2φt
)
. (4.20)
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When the values of VREC,diodes from (4.18) are evaluated, they are always less than VREC
for the same diodes and same output current Iout. Also, the input resistance 1/Bstage,diode
is always higher than 1/Bstage. There fore, the cross-coupled differential RF rectifier is
used in this work.
4.4 Top-Level System Simulations
The overall system is simulated using harmonic balance to characterize the system
before sending the design for fabrication. Fig. 4.6 shows the gainG and NF of the receiver,
the reflection coefficient S11at the antenna port, and the harvested power Pharvest while
sweeping the out-of-band blocker power. The reflection coefficient S11 is simulated at
the in-band signal which shows a good match across the different blocker powers. The
following discussion compares the characteristics when there is no blocker and in the
presence of 0 dBm blocker. The gain G is reduced by 3 dB due to the compression of the
chain of the receiver. As noted, while the blocker power increases, the gain drops then,
it increases and decreases again. This effect is due to the operation of the RF rectifier,
at this power range, the rectifier starts to supply current to the receiver where the output
voltage is initially below the intended supply voltage and introduces gain expansion. The
NF degrades with the presence of the large blockers by 4 dB due to large signal operation
and gain compression as well. The RF rectifier can supply 300µW in the case of 0 dBm
blocker.
4.5 Experimental Results
The design was fabricated on CMOS 180 nm technology and the die photo is shown in
Fig. 4.7. The RF energy harvesting front end takes 930x760 µm2. This area include the LC
matching network area. The system is first tested with a small signal input at the receiver
band. Then, the system is tested with a small signal input at the receiver band (900MHz)
and a large signal blocker with variable power level at the blocker frequency (80 MHz
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Figure 4.6: Proposed system simulations for different out-of-band blocker levels.
Figure 4.7: Chip micrograph of the proposed RF system.
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offset). The gain of the receiver drops by 2 dB at 0 dBm blocker. The NF is 18.5 dB at
low/no blocker power case and increases to 34 dB at 0 dBm blocker. Due to spur mixing
of the receiver, the NF at large blockers increases as expected. The output harvested dc
power of the RF rectifier versus blocker power is shown in Fig. 4.8. For low blocker levels,
the control of the system (not shown here and published in [50]) doesn’t take power from
the RF rectifier. When the output voltage is sufficient for the receiver operation, reaches
1V, while providing a minimum current, in the range of hundreds of µA, the control starts
to enable the dc power flow from the RF rectifier to supply the wireless receiver. The RF
rectifier can provide 246 µW at 1.7 dBm blocker.
The reflection coefficient S11 of the total system at the antenna interface is shown in
Fig. 4.9. Two matching frequencies can be observed one at 900 MHz which is the signal
band while another match at 980 MHz is used for the blocker band which is present due
to the insertion of the RF energy harvesting front end.
The supply voltage for the wireless receiver is 1 V and the receiver core (mixer, filter
and TIA) power consumption is 534 µW. In the presence of 1.7 dBm blocker, the output dc
power of the RF rectifier (PREC) is 246 µW (46% of the power requirement of the receiver
core) so the power consumption from the main supply of the receiver is reduced to 288
µW.
4.6 Summary
The proposed system introduces a wireless receiver with RF energy harvesting and
proves the possibility of the co-existence between two systems, yet using the same antenna
source. The RF energy harvesting from out-of-band blockers is a way to recycle the high
power to be used for powering-up the wireless receiver itself. The interaction between
both subsystems should be taken into account and each should have minimal effect on
the operation of the other in each band of interest. Finally, in the presence of 1.7 dBm
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Figure 4.8: Measured rectifier output power versus blocker power
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Figure 4.9: Measured receiver S11
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blockers, the measurements shows that 46% of the power of the core receiver is supplied
by the RF energy harvesting and the ultimate goal is to design batteryless designs in the
future.
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5. BATTERY-ASSISTED RF ENERGY HARVESTING UNIT WITH A NEW
ANTENNA
5.1 Introduction
A typical RF energy harvesting system is shown in Fig. 5.1. An off-chip antenna
Figure 5.1: A general RF energy harvesting system incorporating antenna.
captures the RF electromagnetic signals and converts these signals to electrical ac signals.
The available power from the antenna is Pin. The ac signals vin,RF are rectified with the
use of a RF rectifier/charge pump to an output dc output VOUT . Maximum power extraction
from the antenna is achieved with the use of an intermediate LC matching network. The
antenna interface is typically chosen to be 50Ω which is a balance between maximum
efficiency and maximum bandwidth (BW).
The nature of the input impedance of the RF rectifier is a series RC, the real part is
very small (using a parallel RC with the real part is very large). Thus, the transformation
ratio of the matching network would be very high and the matching network introduces
losses. Eliminating the use of matching networks can potentially boost the efficiency of
the total system. In [29], co-design of a CMOS rectifier with a small loop antenna is done.
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Moreover, for the CMOS rectifier, the performance is highly dependent in the threshold
voltage of the diode-connected transistors used. In order to compensate for this voltage
drop, assistance from external batteries is needed or the use of internal feedback.
Here, in this work, RF energy harvesting with direct conjugate match between antenna
and RF rectifier is investigated as shown in Fig. 5.2. A new antenna suitable for RF energy
Figure 5.2: Proposed direct matching RF energy harvesting system.
harvesting is proposed with low series resistance and high inductive part through the use of
T-match design. The RF rectifier is statically compensated with the assistance of external
battery source.
Moreover, a typical design with an on-chip matching network with the same parame-
ters and a 50Ω termination is investigated and compared.
5.2 Antenna Performance Parameters
Antennas are critical elements in RF energy harvesting. In the transmitting mode, a
desired current distribution is excited at the antenna surface and from that, wave propaga-
tion occurs (due to the principle of duality, the opposite happens in the receiving mode and
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either modes can be used to analyze antennas according to ease of use). To characterize
the antennas, different parameters are used and shown in Fig. 5.3 [51]. There are circuit
Figure 5.3: Antenna performance parameters.
quantities related to the antenna interface to the feed lines with are connected to differ-
ent circuits (in our case, an RF rectifier). Also, there are spatial quantities that define the
distributions of the propagated waves in space. Finally, physical quantities of the antenna
that are visible by human eye and these are the antenna parameters that can be changed to
achieve certain circuit and spatial quantities.
• Antenna Impedance ZA: The input impedance at the antenna terminals:
ZA = RA + jXA = Rr +Ro + jXA, (5.1)
where RA is the real part of the total antenna impedance, XA is the imaginary part
of the total antenna impedance, Rr is the radiation resistance which is the good
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resistance that transform electric power to electromagnetic propagation, andRo is
the losses, ohmic resistance, associated with the antenna structure. The antenna
efficiency is defined as:
er = Rr/(Rr +Ro) = Rr/RA. (5.2)
• Radiation Pattern F (θ, φ): Angular variation of radiation around the antenna
F (θ, φ) =
Eθ
Eθ(max)
, (5.3)
F (θ, φ) = g(θ, φ)f(θ, φ), (5.4)
where g(θ, φ) is the element factor and f(θ, φ) is the pattern factor. The pattern
factor is the integration over the current and is strictly due to the distribution of
current in space. The element factor is the pattern of an infinitesimal current element
in the current distribution. Finally, the power pattern P (θ, φ) is:
P (θ, φ) = |F (θ, φ)|2 . (5.5)
• DirectivityD: Ratio of power density in the direction of pattern peak to the average
power density at the same distance from the antenna.
• Gain G: is defined as
G = er.D, (5.6)
which is the value of directivity reduced by the losses of the antenna.
• Polarization: the instantaneous direction of the electric field vector associated with
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the radiation from an antenna when transmitting. There are linear, circular, and
elliptical polarizations. The factor p is the polarization mismatch between the po-
larization of the transmitting and receiving antennas in the wireless link. For a two
linearly polarized (LP) antennas, p = cos2 (∆τ). For two circularly polarized (CP)
antennas with the same sense and different senses, p = 1 and p = 0 respectively.
Finally, for a LP antenna with a CP antenna, p = 1/2.
• Bandwidth: range of frequencies over which important performance parameters are
acceptable.
5.3 RF Energy Harvesting System
5.3.1 Antenna Design
The design of the antenna is based on a folded dipole. A simple λ/2 dipole has a
radiation resistance of 70 Ω. With folding that dipole, i.e. using another parallel λ/2
dipole near to the original one, a folded dipole is formed and the radiation resistances
higher and approaches 300 Ω. A folded dipole is shown in Fig. 5.4 with a gamma match
Figure 5.4: Proposed antenna design.
[51, 52]. A folded dipole is a balanced structure where differential signals shall be used to
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eliminate unwanted imbalance current. Using single ended signaling (since the rectifier is
a single ended design) needs the use of a Balun for unbalanced to balanced transformation.
A gamma match is suitable for that.
To analyze the folded dipole, it can be decomposed into a transmission line (even)
mode and an antenna (odd) mode. Fig. 5.5 shows the currents of the two modes. An input
Figure 5.5: Decomposition of the excitation into two modes.
voltage difference V excitation can be decomposed into +V/2 and +V/2 for the first
dipole . For the parallel dipole, no explicit excitation there, so +V/2 and −V/2 cancels
each other. On the first dipole and the parallel dipole,+V/2 and+V/2 (−V/2) contributes
to the transmission line (antenna) mode respectively where the principle of superposition
has been used in this decomposition. The input impedance for the transmission line mode
for each dipole is the input impedance of a short-circuit transmission line which is given
by:
Zt = jZo tan
(
β
L
2
)
, (5.7)
where Zo is the characteristic impedance of the transmission line, β =
2pi
λ
, λ is the wave-
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length in the medium of the transmission line, and L is the length of the dipole. In the far
field, the two dipoles are parallel where each has the antenna mode input impedance Zd
for a typical dipole of the same length. Thus for the transmission line mode,
It =
V
2Zt
, (5.8)
and for the antenna mode,
Ia =
V
2Zd
. (5.9)
Thus, the input impedance of the folded dipole at the excitation point is given by:
ZA =
V
It +
1
2
Ia
=
4ZtZd
Zt + 2Zd
=
2
1
2Zd
+ 1
Zt
. (5.10)
For a half-wavelength folded dipole, Zt =∞ and (5.10) reduces to:
ZA = 4Zd
(
L =
λ
2
)
. (5.11)
Since ZA is complex as in (5.10), the use of less than λ/2 dipole gives an inductive part.
This inductive part can be tuned for the required input impedance.
5.3.2 RF Rectifier
An N-stage RF rectifier is shown in Fig. 5.6. The ac input power is rectified through
each stage and the dc output of each is fed to the next one. Each stage is composed of a
clamper and a half wave rectifier. The output of the clamper is Vinter which is shifted by
dc voltage proportional to the input amplitude and the value ofDCin and inversely propor-
tional to the output dc current. The output of the half-wave rectifier is a dc voltage Vout,DC
with a small ripple. Assuming ideal diodes, Fig. 5.7 shows the expected waveforms at
different nodes. The voltage drop Vd for actual diodes will affect the output voltage as
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Figure 5.6: RF rectifier as a cascade of N-stages.
shown in Fig. 5.8. The proposed static bootstrapping technique is demonstrated in Fig.
5.9. The body is connected to the drain for the following reasons: during forward biasing,
the objective is to reduce conduction losses. When M1 (same argument for M2) is forward
biased, the source of the MOS is as indicated (Vinter node) and Vintershould be less than
the DCinvoltage by the threshold voltage. So, the body is not tied to the source, but tied
to a higher voltage. So, the body to source junction is biased and the threshold voltage is
lowered from VTH0 and the threshold voltage expression:
VTH = VTH0 + γ
(√
VSB + 2φF −
√
2φF
)
(5.12)
where VSB is the is the source body substrate bias, 2φF is the surface potential, VTH0 is
threshold voltage for zero substrate bias, and γ = (tox/ǫox)
√
2qǫsiNA is the body effect
parameter, tox is oxide thickness, ǫox is oxide permittivity, ǫsi is the permittivity of silicon,
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Figure 5.7: Waveforms at different nodes for ideal diodes.
NA is a doping concentration, and q is the charge of an electron. During reverse biasing,
the objective is to reduce leakage losses which are the second reason. When M1 (same
argument for M2) is reverse biased, i.e. Vinter is higher than DCin, the source and drain
nodes are interchanged and the source should be the nodeDCin. In this phase, the body is
connected to the source which is the lowest voltage across the MOS M1, so the threshold
voltage should be VTH0 which is high. This would enhance the reverse blocking of current.
Diode connected transistors suffer from the conduction loss which mandates a minimum
sensitivity on the received power to be used for harvesting. This can be understood by the
fact that the diodes have a threshold voltage drop which is in the range of 0.5V according
to the process. Using diode connected zero threshold transistors can solve the problem
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Figure 5.8: Waveforms at different nodes for actual diodes with a predefined VTH .
of conduction loss. But on the other hand, reverse leakage currents exist which increases
the losses in the charge pump. This will lead to degraded power efficiency. Thus, using
an optimal voltage difference (battery) between the gate and the drain is a solution to the
reverse losses while conducting at low powers (of course, a little higher than zero threshold
transistors). The effective threshold voltage is tuned by the effective battery. To generate
this voltage difference, Fig. 5.9 shows another diode-connected transistor with an external
small current that can generate the required voltage difference. Tuning can be done by the
value of the external current. A capacitor is needed to stabilize the dc voltage. The usage
of NMOS and PMOS in this way minimizes the stray capacitance at the intermediate node.
The body is tied to the node that connected to the gate.
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Figure 5.9: Proposed static bootstrapped diodes in one stage of the RF rectifier.
5.3.3 Matching Network for the Typical Design
In order to match the highly capacitive input impedance of the RF rectifier to the an-
tenna impedance, a matching network is shown in Fig. 5.10. The inductance LM1 is at a
low quality factor node where the quality factor of LM1 can be low. However, the opposite
is for inductor LM2 and a high quality factor is important for this component. The values
of LM1 and LM2 are 11.88 nH and 35 nH respectively. The tunable capacitors CBM1 and
CBM2 are 0.8−5.68 pF and 100−300 fF respectively.
5.4 Experimental Results
The proposed RF energy harvesting front ends were designed and fabricated using
0.18 µm CMOS technology. The die photo is shown in Fig. 5.11, the chip area is 1.5x1.5
mm2. Two designs are tested: Design1 uses an external antenna with conjugate match and
Design2 has an integrated matching network, shown in Fig. 5.10, with a 50 Ω termination.
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Figure 5.10: On-chip matching network for a typical RF energy harvesting system.
For testing purposes, the nominal load presented to the RF rectifier should be regulated to 1
V by the proper load resistance. In order to present that load, shunt regulators (current sink
regulators) can be used. However, the available regulators are intended for higher voltages
and currents. Moreover, they lack the ability to measure current. The circuit shown in Fig.
5.12a uses an amplifier in unity feedback and depends on the output stage of the amplifier
to sink current., but no current measurement can be achieved. The proposed load in Fig.
5.12b incorporates a transistor (here, BJT, although MOS can be used) in the feedback
loop. By tapping the nodeVm to another matched device, the current can be measured
independently using NI DAQ. For wide-range current measurements, a dedicated current
log-amplifier, such as LOG114 [53], may be used. The proposed test setups for Design1,
Design2, and the available power at the receiver are shown in Fig. 5.13. If the transmitted
power is 20 dBm and two 50 Ω antennas, MSC-AT50-XXX, are used, the available power
of the receiver, while changing the distance d3 between the transmitter and receiver, was
done in the lab and is shown in Fig. 5.14. The dc rectified voltage after the RF rectifier
is shown in Fig. 5.15. As the distance increases, the rectified voltage decreases since the
available power decreases. A nonlinear behavior for this indoor measurement is observed
which can be attributed to fading and scattering from other metal objects in the lab. The
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Figure 5.11: Micrograph of the different RF energy harvesting systems.
last design of the proposed antenna structure revealed worse results than shown in Fig.
5.15 due to mismatch between antenna and RF rectifier impedances and possible modeling
issues.
5.5 Summary
RF energy harvesting system is composed of antennas, RF rectifiers, and matching
elements. The lack of using matching elements leads to high sensitivities to parasitics and
modeling errors. The path loss of the transmitted power affects the received power and the
high gain antenna structures are important to counteract this effect. The received power
shows a nonlinear behavior due to indoor conditions. Using inherit Balun structures in the
antenna design can be done for differential to single ended conversion while keeping the
losses as small as possible.
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(a)
(b)
Figure 5.12: Load implementation using instrumentation amplifiers: (a) no current sensing
capability and (b) added current sensing capability (used in this work).
(a)
(b)
(c)
Figure 5.13: Test setup for the RF energy harvesting system: (a) testing Design1 with the
proposed antenna, (b) testing Design2 with a 50 Ω antenna, and (c) measurement of the
available power at the receiver.
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Figure 5.14: Available RF power at the receiving antenna while changing the wireless link
distance d3.
Figure 5.15: Rectified dc voltage for open circuit conditions while changing the wireless
link distance d2.
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6. AN INTEGRATED RECONFIGURABLE WATT-LEVEL WIRELESS POWER
TRANSFER H-BRIDGE TRANSMITTER WITH SINUSOIDAL PWM
MODULATION
6.1 Introduction
Cutting the last wire through wireless power transfer is the current demand for portable
consumers. A typical near field system is shown in Fig. 6.1. The dc ac converter (power
inverter/amplifier) converts the dc supply to an alternating signal that drives the primary
(transmitting) coil Lp. Due to coupling between the primary and the secondary (receiving)
Ls coils, the magnetic energy is transferred to the secondary. The final ac to dc converter
(power rectifier) delivers dc supply to the final load RL which, for example, can be a
battery to be charged. This system can be seen as a resonant dc-dc converter which is
discussed extensively in [49]. There are emerging standards for the near field transmis-
sion, Qi [54] and AirFuel Alliance [55] are competing for this market. The Qi standard
focuses on the near field transmission in the 100 kHz range with short distances to enable
highly efficient power transfer with lots of reference designs [56]. The AirFuel Alliance
is a merge between the Power Matters Alliance (PMA) and Alliance for Wireless Power’s
(A4WP) Rezence. It is expected to cover power-mats, inductive, resonant, far-field, ultra-
sound, and laser power beaming. The traditional resonant operating frequency of A4WP
is 13.56 MHz where resonance can be utilized with realizable passive values to enable
longer distances. The resonant primary side is composed of the coil Lp and, here, a series
resonant capacitor Cp (where parallel resonance could have been utilized instead). More-
over, the resonant secondary side is composed of the coil Ls and, here, a parallel resonant
capacitor Cs (where series resonance could have been utilized instead). For far field opera-
tion, the primary and secondary interfaces are replaced with resonance antennas operating
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Figure 6.1: Wireless power transmission system from dc source to final dc load.
at high frequency with much longer distances. Respectively, Ossia and Energous provide
the products Cota and WattUp, with the transmitter/receiver chipsets [57] and Energous,
have already explored the far field wireless power transmission for WIFI frequencies 2.4
GHz and 5.8 GHz with claims of distances up to 30 feet, and power handling up to 10
Watts. They both utilize phase antenna arrays for beam forming to enhance power transfer
efficiency and avoid health issues associated with high frequency/high power operation.
In this work, a fully integrated wireless power transmitter is proposed using CMOS
technologies. The contributions of this work are: 1) a fully integrated watt-level trans-
mitter with efficient operation, reliability of low-voltage CMOS process, and low electro-
magnetic interference (EMI), 2) a proposed efficient operation for different output powers
through segmentation, 3) proposed segmentation architecture for high light load efficiency
and 4) new design equations for the wireless power transfer resonant link taking into con-
sideration the reliability of the process.
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6.2 Near Field Versus Far Field Transmission
Nicola Tesla started WPT using resonant transformers (small distances) with the air as
the gap or core. Then, researchers started to use far-field transmission for longer distances
to power space-crafts. After that, the focus changed to near field operation [58] and re-
cently far field operation is revived again, as was discussed in the introduction. Assuming
a virtual sphere with the transmitter at the center, the region interior to the far field region
is divided into the reactive near field and the radiating near field regions. The distinction
between different regions comes from the dominant terms in the general solution of the
electric field of an ideal dipole [52]. In the far field, the power density is real and radially
directed outward from the antenna, while in the reactive near field, it is pure imaginary
with no time-average radial power flow, which corresponds to a standing wave, not a trav-
eling wave. In the radiating near field region, the power density is a complex number
which is a mix between standing wave and traveling wave. For electrically small anten-
nas, the reactive near field extends to λ/2π and the boundary between radiating near field
and the far field is at 5λ distance to the antenna, where λ is the wavelength related to the
frequency f with c/f and c is the speed of light. This situation changes for large antennas
(and phase arrays which usually have high gain), where the reactive near field extension
is 0.62
√
D3/λ and the previous boundary changes to 2D2/λ where D > 2.5λ is effective
length of the large antenna.
When there is a receiver in the reactive near field region, inductive coupling, with a
loosely coupled transformer, is the mechanism for power transfer. As the distance be-
tween the transmitter and receiver increases, the coupling and the efficiency of power
transfer decrease. On the other hand, two issues related to high frequency operation (and
consequently radiating fields operation) are: human safety and efficiency of power transfer
[58]. For safe human exposure to electromagnetic waves, the wireless power transfer de-
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vices need to comply with the IEEE C95.1-2005 standard for public environment [59] with
recommended practice for Radio Frequency Safety Programs [60], shown in Fig. 6.2. The
masks for low frequency operation allow high values of exposure to magnetic and electric
fields and as the frequency increases, the limits get tight. Between 100 MHz and 400 MHz
is the most tight in terms of power density and this maximum seems to relax to 10W/m2.
But actually the effective area of the antennas sizes gets smaller as the frequency increases
where the actual power transfer decreases and the use of phased arrays is important for
better directivity of the beams to deliver the required power. The other issue of efficient
operation of circuits and transfer links at higher frequency. The latter can be seen from
Friis transmission equation for Far field operation as was discussed in Section 1. The for-
mer is due to the inherited switching loss of circuits specially the low cost CMOS designs.
More advanced processes such as Gallium Nitride (GaN) and Gallium Arsenide (GaAs)
can be used for high frequency operation.
6.3 Analysis of the Resonant DC-DC Converter
Resonant converters are proposed in the dc-dc power conversion for their reduced
switching loss. The zero voltage switching (ZVS) is known to mitigate the switching
loss associated with the parasitic capacitance and reverse recovery of diodes and MOS-
FETs, i.e. reduced EMI and avoids ringing. On the other hand, the resonant converters
are sensitive to the load conditions seen by the dc ac inverter, which changes with both the
load RL and the coupling factor kc of the inductive link. At light load, the conduction loss
should be controlled and minimized. Moreover, zero-voltage switching is obtained over
a wide range of load currents and kc. Lastly, the converter dynamic range is compatible
with the load i–v characteristic. These can be controlled by the proper choice of the values
of the tank elements [49]. In general, zero voltage (current) switching can occur when
the resonant tank presents an effective inductive (capacitive) load to the switches, so that
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Figure 6.2: Maximum permissible human exposure to radio-frequency electromagnetic
fields specified in IEEE C95.1-2005.
the switch voltage (current) zero crossings occur before the switch current (voltage) zero
crossings. The following analysis assumes a high loaded quality factor for the tank circuit
which will filter out harmonics and sinusoidal analysis can be utilized. For more general
cases, state-plane analysis should be used.
To maintain ZVS operation for the resonant inverter, the input current to the tank (out-
put current of the inverter) lags the input voltage to the tank (output voltage of the inverter)
where the input impedance Zi (jω) of the tank circuit is inductive. Using the model of the
tank network as shown in Fig. 6.3 where H∞ (jωs) is the open circuit transfer function
of the tank network, H∞ (jωs) =
v(jω)
vs(jω)
∣∣∣
R→∞
, Zo0 (jωs) and Zo∞ (jωs) are the output
impedance, determined when the source vs (jω) is short circuited or open circuited re-
spectively, and v (jω) and i (jω) are the load (output from the tank network) voltage and
current respectively. The zero current switching condition happens when Zi (jω) is ca-
pacitive. The inverter output characteristic, that is, the relationship between ‖v (jω)‖2 and
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Figure 6.3: Tank model for fundamental harmonic analysis of high-Q resonant dc-dc con-
verter.
‖i (jω)‖2 is elliptical with the relationship:
‖v (jω)‖2
V 2oc
+
‖i (jω)‖2
I2sc
= 1, (6.1)
which is plotted in Fig. 6.4. The open circuit voltage Voc and the short circuit current Isc
are given by:
Voc = ‖H∞ (jωs)‖ ‖vs (jωs)‖ , (6.2)
Isc =
Voc
Zo0 (jωs)
,
where ωs is the switching frequency andvs (jω) is the fundamental sinusoidal voltage at
the input of the tank circuit. For a matched load condition, R = ‖Zo0 (jωs)‖, which
results in an operating voltage and current ‖v (jωs)‖ = Voc/
√
2 and ‖i (jωs)‖ = Isc/
√
2
respectively. In order to see the effect of load conditions on the input impedance Zi (jω)
of the tank on the inverter operation, Zi (jω) is sketched for different loads. Extreme
cases for an open circuit R → ∞ and short circuit R → 0 are Zi∞ (jωs) and Zi0 (jωs)
respectively. It is desirable to have ‖Zi∞ (jωs)‖ > ‖Zi0 (jωs)‖ such that the no load
current is maintained less than the short circuit current which corresponds to high light
load efficiency. For lossless tank networks, the input impedance Zi (jω) is a monotonic
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Figure 6.4: I-V elliptic characteristics of resonant inverters where a resistive matched load
is also presented and assuming lossless tank operation.
function of the load resistance R [49] and given by:
Zi (jω) = Zi0 (jω)
(
1 + R
Zo0(jω)
)
(
1 + R
Zo∞(jω)
) = Zi∞ (jω)
(
1 + Zo0(jω)
R
)
(
1 + Zo∞(jω)
R
) , (6.3)
which is derived through the use of Middlebrook’s Extra Element Theorem [61]. The
intersection between Zi∞ (jω) and Zi0 (jω) occurs at the frequency fm. At this frequency,
the relationship between the two impedance values changes where it is desirable to operate
with ‖Zi∞ (jωs)‖ > ‖Zi0 (jωs)‖ where the short circuit current is higher than the open
circuit current.
Also, it is necessary to determine the critical resistance R = Rcrit at the boundary be-
tween ZVS and ZCS. This boundary can also be expressed as a function of the impedances
Zi∞ and Zi0. For lossless tank network, the boundary between zero-current switching and
zero-voltage switching occurs when the load resistance R = Rcrit where:
Rcrit =
√
Zo0Zo∞ = ‖Zo0‖
√−Zi∞
Zi0
, (6.4)
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where this conditions is satisfied when Zi (jω) = 0. For R < Rcrit, ZVS operation is
maintained. For a typical converter, this occurs for frequencies f > f0. So to satisfy
both light load high efficiency and ZVS, the operating frequency should be in the range
f0 < fs < fm where load resistance R above Rcrit losses ZVS but maintain the light load
efficiency through low conduction loss (small currents).
In order to analyze the resonant dc-dc converter, shown in Fig. 6.1, and the relevant
circuit model for the transformer, shown in Fig. 6.5, the open circuit voltageVoc and the
nominal output voltage V and current I are known. The value of Voc corresponds to the
maximum voltage that the ac dc rectifier can withstand which is imposed by the technology
used for this circuit. For matched operation, the relationship Voc =
√
2V should hold. The
expression for H∞ (jωs) is given by:
H∞ (jωs) =
jωsM
(jωsLp + 1/jωsCp)
, (6.5)
where the transformer is analyzed as an impedance inverter [62, 63] and M = kCLpLs.
The expressions for the output impedance Zo0 (jωs) is:
Zo0 (jωs) =
ω2sM
2
(jωsLp + 1/jωsCp)
+ (jωsLs + 1/jωsCs) , (6.6)
Figure 6.5: Circuit model for the wireless power transfer tank.
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and the input impedances at open and short circuits are:
Zi∞ (jωs) = Zi (jωs)|R→∞ = (jωsLp + 1/jωsCp) , (6.7)
Zi0 (jωs) = Zi (jωs)|R→0 =
ω2sM
2
(jωsLs + 1/jωsCs)
+ (jωsLp + 1/jωsCp) . (6.8)
The bode plots of these equations are shown in Fig. 6.6 and the intersection frequency fm
is given by:
fm1,2 =
1
2π
√
2LpLs (1− k2/2)√√√√(Lp
Cs
+
Ls
Cp
)
±
√(
Lp
Cs
+
Ls
Cp
)2
− 4LsLp (1− k
2/2)
CpCs
, (6.9)
and the equation for f0 is the same as (6.9) except for modifying the k
2/2 to only k2. The
operation the operating frequency should be in the range f0 < fs < fm and the expression
for Rcrit is given by:
Rcrit =
√
(1− k2)LpLsω2s +
(
Lp
Cs
+
Ls
Cp
)
− 1
CpCsω2s
, (6.10)
where the ZVS operation is guaranteed when R < Rcrit.
6.4 Optimization of Inductive Link Coils
The losses of the coils directly impacts the range and efficiency of the wireless power
transfer system [64, 65, 66, 67, 68]. There are two common types of coils: PCB [69]
and Litz wire [70, 71] coils where the later is used in this work for higher quality factor.
As the coupling factor k decreases, as the distance between the transmitter and receiver
increases, the reflected load resistance at the transmitter side decreases and this mandates
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Figure 6.6: how to determine the ZVS and ZCS regions using the open/short circuit input
impedances ‖Zi∞ (jωs)‖ and ‖Zi0 (jωs)‖.
the use of high quality factor Qp and Qs in the primary and the secondary of the wireless
link (lower losses with respect to the reflected load resistance). According to the previous
literature, the value efficiency at resonance increases as the term kQp and kQs increases
(or k2couplingQprimaryQsecondary). In the previous analysis, the tank is assumed to be loss-
less which is achieved by the maximum attainable quality factors. Towards this goal, the
values of the self-inductances Lp and Ls need to be calculated and also the losses in the
coils. After that, the quality factor Qp and Qs can be estimated and maximized for dif-
ferent geometries. The equations of self-inductance are accurate and most of them can
be found in [72]. However, the loss resistance analytic expressions are more complicated.
At low frequency, the conduction loss resistance is the dominant factor. As the frequency
increases, the current passes through outer surface of the conductor in a thickness δ called
penetration depth. This assumes a wire carrying current at high frequency. But there is
interaction between the different turns of the Litz coil which gives rise to proximity ef-
fects and these can introduce significant resistance values compared to the δ model at high
frequency. Thus, expressions of the ac resistance of the Litz coil should take into account
this effect. In [71], the expressions of δ model were compared to the measurements which
132
showed too much discrepancy (as commented by the authors) at tight pitch distances be-
tween the turns of the coils and this was also observed by the use of Ansys Maxwell®
simulator [73] which only takes the penetration depth effect. Here, Ansoft HFSS® [74] is
used to take into account the proximity effects. A spiral Litz wire coil is shown in Fig. 6.7
which is simulated while varying the pitch p for different number of turnsN for a diameter
of 60 mm2.
On the other hand, coupling coefficient can be estimated from the expressions of
the mutual inductance. HFSS® setup is shown in Fig. 6.8 and the EM simulation re-
sults for the quality factor, self-inductance, coupling factor kcoupling, and efficiency factor
k2couplingQprimaryQsecondary are shown in Figs. 6.9, 6.10, 6.11, and 6.12, respectively.
The simulation setup is done for two concentric coils, each having 48 mm outer radius,
0.512 mm cross-section radius of the wires, and the distance is varied. The pitch distance
was chosen to be 2.524 mm to reach maximum quality factor based on a similar simulation
varying the pitch distance. The quality factor of the primary and secondary is shown to be
maximum when the number of turns is 6 and the efficiency factor is also maximized for
that value. No change versus distance for both self-inductance and quality factor which
give confidence to the simulation results.
Finally, the mutual inductanceM is defined as:
M =
µ0
4π
∮ ∮
dlp.dls
rps
, (6.11)
where dlp and dls are the line segments of the primary and secondary coils respectively
and rps is the distance between the segments. For concentric loop coils with radii a and b
and distance d [75], the expression is:
M = µ0
√
ab
{(
2
k
− k
)
K(k)− 2
k
E (k)
}
, (6.12)
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Figure 6.7: Litz wire coil drawn in HFSS® with excitation and de-embedding.
Figure 6.8: Mutual inductance EM setup in HFSS® solver.
134
Figure 6.9: Quality factor is invariant from distance and dependent on the number of turns.
Figure 6.10: Self-inductance is invariant from distance and dependent on the number of
turns.
135
Figure 6.11: Coupling factor kcoupleversus distance for different number of turns.
Figure 6.12: Efficiency factor k2couplingQprimaryQsecondary versus distance for different
number of turns.
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k =
√
4ab
(a+ b)2 + d2
, (6.13)
where K(k) is the complete elliptic integral of the first kind and is given by:
K(k) =
pi/2∫
0
1√
1− k2 sin2 θ
dθ, (6.14)
and E (k) is the complete elliptic integral of the second kind given by:
E (k) =
pi/2∫
0
√
1− k2 sin2 θdθ. (6.15)
In the cases of misalignment and angular coils configurations, no analytic formula for the
mutual inductance exists and the coupling factor changes and this was analyzed in [75].
6.5 Multi-Level Inverter and Modulation Strategies
In order to design a dc to ac power inverter, there are many alternatives. Among
which multi-level inverters are chosen in this work. Multilevel inverters offer the abil-
ity to raise the supply voltage while using standard low voltage devices through proper
stacking. Thus, the load resistance can be high while the output power is high as well
which provide immunity against the losses in the inductors. Also, the inverter can oper-
ate at lower frequency with smaller switching loss [76]. Moreover, the structure of the
multi-level inverters allows for low total harmonic distortion (THD) which leads to low
EMI. The common topologies are: diode clamped and capacitor clamped (flying capac-
itor) converters [76, 77] where five-level examples are shown in Figs. 6.13a and 6.13b
respectively. The output voltages vdiode and vcap has four states, 0, Vsupply/4, Vsupply/2,
3Vsupply/4 and Vsupply. For the diode clamped case, the extra diodes provide paths for the
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(a) (b)
Figure 6.13: Five-level multi-level inverters (a) diode clamped and (b) capacitor clamped
(flying capacitor).
intermediate voltages while in the capacitor clamped, the flying capacitors are assumed
to be precharged (and charged during the multi-level inverter cycle) such that the output
voltage can obtain the intermediate nodes. In these proposed structures, PMOS is used for
the high side of the inverter which offers flexibility and lower loss for drivers. Moreover,
the output current is ac where the current can flow toward (from) the load though the high
(low) side. To determine the required signaling for each inverter, the different states of the
both topologies are summarized in Figs. 6.14, 6.15, 6.16, 6.17, and 6.18.
6.5.1 Diode Clamped Topology
In order to get Vload = 0, shown in Fig. 6.14a, all deviceMN0...3 are conducting while
the device Mp0...3 are off. In order to maintain a suitable low voltage across each device
(here, this is Vsupply/4), diodes DN0...2 are conducting such that the internal node voltages
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(a) (b)
Figure 6.14: State Vload = 0 (a) diode clamped and (b) capacitor clamped which is called
(flying capacitor).
(a) (b) (c)
Figure 6.15: State Vload = Vsupply/4 (a) diode clamped and (b) and (c) capacitor clamped
(flying capacitor) and its redundant state.
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(a) (b) (c)
Figure 6.16: State Vload = Vsupply/2 (a) diode clamped and (b) and (c) capacitor clamped
(flying capacitor) and its redundant state.
(a) (b) (c)
Figure 6.17: State Vload = 3Vsupply/4 (a) diode clamped and (b) and (c) capacitor clamped
(flying capacitor) and its redundant state.
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(a) (b)
Figure 6.18: State Vload = Vsupply (a) diode clamped and (b) capacitor clamped (flying
capacitor).
are defined. For the state Vload = Vsupply/4, shown in Fig. 6.15a, diodes DP2 and DN2 are
conducting to support ac current for the load. Moreover, the devices MN0...2 and MP0,1
are conducting, while diodes DN0,1 and also DP2 provide the appropriate internal node
voltage. Similarly, states Vload = Vsupply/2, Vload = 3Vsupply/4, and Vload = Vsupply can be
deduced as shown in Figs. 6.16a, 6.17a, and 6.18a respectively.
6.5.2 Capacitor Clamped (Flying Capacitor) Topology
For this topologies, the assumption that the capacitors C0, C1, and C2 are precharged
to Vsupply/4, Vsupply/2, and 3Vsupply/4, respectively for each cycle and this voltage differ-
ence can be used as a source while discharging. redundant states are important for this
charging/discharging mechanism. In order to get Vload = 0, shown in Fig. 6.14b, all de-
viceMN0...3 are conducting while the deviceMp0...3 are off. The capacitors C0,1,2 provide
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the appropriate internal node voltages where each device ofMP0...3 have a reverse voltage
drop as Vsupply/4. The state Vload = Vsupply/4 is discussed in Fig. 6.15b. Device MP3,
capacitor C0, and MN0 enforces the value of output voltage, again provided that capaci-
tor C0 is already precharged. Similarly, states Vload = Vsupply/2, Vload = 3Vsupply/4, and
Vload = Vsupply can be deduced as shown in Figs. 6.16b, 6.17b, and 6.18b respectively.
Lastly, redundant states are shown in Figs. 6.15c, 6.16c, and 6.17c which can be used to
charge the capacitors C0,1,2.
Since the output of the inverter is time varying, sinusoidal pulse width modulation
(SPWM) is used where the reference signal is a sinusoidal signal is compared to a high
frequency triangular signal. Alternative phase opposition disposition (APOD), phase op-
position disposition (POD), and phase disposition (PD) are shown in Fig. 6.19. Carriers of
APOD modulation are shifted by 180 degrees in adjacent bands with peak-to-peak voltage
Vdig. Carriers of POD modulation above the reference Vdig/2 line are out of phase with
these below zero by 180 degrees, each shifted by Vdig/4 and peak-to-peak voltage is Vdig/4.
Finally the carrier of PD modulation is the same as POD except for all carriers are in phase
across all bands and PD modulation is reported to offer the lowest THD [78]. Also, from
our analysis of the two multi-level inverters topologies, the PD modulation is suitable for
diode clamped inverter while POD modulation is suitable for capacitor clamped invert-
ers. Other modulation schemes such as space-vector modulation and selective harmonic
elimination modulation [78] can be used for more sophisticated designs.
In this work, capacitor clamped inverters are not used due to problems associated with
converter initialization, regulation of the capacitor voltages under normal operation, and
higher capacitor rating to block the high dc voltages. On the other hand, the problems of
the diode clamped inverters are the diode stress which may lead to the use of more diodes
in series and consequently more area/loss. In CMOS processes, the well diodes are known
to withstand more reverse voltage than the standard devices.
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Figure 6.19: Carrier based Sinusoidal PWM: left: alternative phase opposition disposition
(APOD), middle: phase opposition disposition (POD), and right phase disposition (PD).
Finally, the previous descriptions are for unbalanced (single-ended) designs. H-bridge
configurations can be used, as will be shown, to enable differential (balanced) operation
where two-phases are used to drive the load, which is the primary inductor.
6.6 Proposed Transmitter System
The proposed transmitter system is shown in Fig. 6.20 with the two-phase outputs outp
and outn. An external modulation signal at frequency fmod and carrier sinusoidal signal at
Figure 6.20: Proposed design of the wireless power transmitter.
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fcarrier ≫ fmod are the reference sinusoidal and the carrier signals. The carrier signal is
converted to square and then a triangular signal. In a typical SPWM, the triangular signal
is compared with the modulating signal to generate pulse with a density proportional to
the signal. Here, shifted versions of the triangular signal is used to generate pulses for the
multi-level inverter, specifically, PD is used as discussed in the previous Section 6.5. High-
speed rail-to-rail comparator [79] are used in this design. The modulated signals, with the
logic ’0’ and ’1’ are in the digital domain and need power to drive the power transistors in
the multi-level inverter. The logic signals are level shifted according to the appropriate val-
ues. Dummy level shifters are used to equalize the delay between all paths when no level
shifting is needed. A segmented power drivers are used to enable better efficiency while
delivering less power. The signalsTurn off0...3 and the shifted versionsTurn off shifted0...3
are used for that. The chain of inverters in the driver circuit is a fan-out-four (FO4) as a
compromise between speed and power consumption [80]. The H-bridge, two-phase multi-
level inverter is driving the primary coil in the wireless power transfer system. The circuit
blocks of the SPWM generation are shown in Fig. 6.21. The resistor Rb = 50 Ω is used
to provide external matching and prevent reflections for the high frequency carrier signal.
Inverter INV0 with the feedback resistor R0 are used for square signals generation. A
charge pump with externally tuned currents IP and IN integrates the square signal to ob-
tain a triangular waveform OUT . In order to control the dc level to Vdig/2 for maximum
linearity of the integrator, the negative feedback loop incorporating the amplifier A1 (a
typical one-stage differential amplifier [81]) is used. High-pass filters with capacitorsCH
and CL, resistors RH and RL, and dc biasing Vdig/4 and 3Vdig/4 are used to generate the
multi-level triangular signals, TH and TL, respectively. In order to control the peak to peak
values of the triangular signals, the peak of the signal OUT is detected as shown in Fig.
6.22. The capacitor Cp and the diode-connected device Dp are the typical peak detector
circuits where amplifier A2is used to prevent loading on the signal OUT . A reset peak
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Figure 6.21: Three-level sinusoidal pulse width signals for pulse disposition modulation.
Figure 6.22: Peak detector used to detect the peak of the output triangular wave.
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signal is externally applied as a pulse to reset the voltage Vpeak to zero before whenever
the peak is evaluated. A one-phase of H-bridge multi-level inverter with the appropriate
signals is shown in Fig. 6.23. The diode clamped inverter is composed of the low side
switches MN3 0...3 and MN2 0...3; and the high switches MN1 0...3 and MN0 0...3; and the
controlled diodes DN03 and DN33. Fig. 6.24 shows the different states and the required
signal levels for each switch. The diode DN03 (DN33) is on when MN0 0...3 (MN3 0...3)
are off, which results in taking the same switch control signals between both. The rules
of the controlled diodes are to provide biasing for intermediate nodes when switches are
off connected to these nodes and provide current path, in both directions from the load
and to the load, for the load to obtain the state Vsupply/2. Regarding the low side and
high side switches, the signal levels for the switches MN3 0...3 and MN1 0...3 are between
0 and Vsupply/2 The signal levels for the switches MN3 0...3 and MN1 0...3 are between 0
and Vsupply/2. The signal levels for the switches MN3 0...3 and MN1 0...3 are between 0
and Vsupply/2 while the signal levels for the switchesMN2 0...3 andMN0 0...3 are between
Vssupply/2 and Vsupply. During the disconnect state where one (or more) segments are re-
quired to be disconnected, the low side and high side switches are all off with the shown
gating signals and the controlled diodes enable the biasing at the intermediate nodes. In
Fig. 6.23, the triangular signals TH and TL are compared to the sinusoidal modulation
signal vmn to generate the control signals CTRH and CTRL. Level shifters and dummy
level shifters are used for different switches and controlled power drivers are used. The
rails for the inverters of the drivers depend on the required signaling for each switch in
the bridge inverter as shown in the figure. To control the drivers to enable control over
the different segments of the multi-level inverter, the first inverter in the driver chain has
extra signals and switches as shown in Fig. 6.25. When the value of the turn off =′ 1′,
the segment is disconnected with applying logic ′0′ to the low side and high side switches,
where the actual voltage value of the logic ′0′ is different and the appropriate values are
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Figure 6.23: One-phase of H-bridge with segmentation for the power transistors and the
drivers and the different signals.
Figure 6.24: Proposed three-level inverter with different states.
147
Figure 6.25: How to control the segments of the drivers.
used. There are three types of level-shifters used in this work, shown in Figs. 6.26, 6.27,
and 6.28. A contention mitigated level shifter design was presented in [82] and the low-
speed level shifter, here Fig. 6.26, is based on that design. In the SPWM signal path,
high speed level-shifter design is needed for the driver chain, which is shown in Fig. 6.27.
The capacitor and the forward inverter allow for faster operation. The cascode NMOS and
PMOS transistors are used to ensure the reliability of low-voltage devices, which are used
in this work. The signal after the cross coupled pair is between VDDL and VDDH and the
rails of the next PMOS-NMOS inverter is between these values. It should be noted that the
well diodes can withstand more voltage than the gate-source, gate-drain, and drain-source
voltages. Finally, for the equalization of delays in the driver chain, a dummy version of
the high speed level shifter is used as shown in Fig. 6.28. The capacitor and the forward
inverter are omitted since no high voltage is needed and the biasing of the cascode devices
is changed such that they are always passing signals. In order to control the segments of
the drivers, the first inverter stage is controlled with the digital word Turn off0...3.
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Figure 6.26: Basic low speed level shifter used for control signals Turn off0...3.
Figure 6.27: High speed level shifter used for SPWM signals.
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Figure 6.28: Dummy level shifter used for SPWM signals to equalize delays between
paths.
6.7 Simulation Results
The design is simulated with a model for the wireless link as a transmitting coil, a
receiving coil, and coupling factor kcouple between them. For a load RLof 2 Ω, kcouple
of 0.06, and supply voltage of 3 V, the output current at the terminals outp and outn is
sinusoidal as shown in Fig. 6.29. Furthermore, the differential output voltage outp − outn
is indeed multi-level with observed five levels as shown in Fig. 6.30. The total harmonic
Figure 6.29: Transient time of the output current of the H-bridge circuit.
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Figure 6.30: Transient response of the differential output voltage of the H-bridge circuit.
distortion was measured to be 2.8% for this differential output. The delivered output power
to RL is 1.137 W with efficiency of 50.6%.
To observe the performance of the system over different conditions, Figs. 6.31 and 6.32
show the contour plots of the delivered power to load and efficiency for different loads and
coupling factors. As the coupling factor increases, the delivered power increases; however,
the efficiency increases when the input-referred resistance of the transformer circuit is
greater than the losses of the coils.
Different load resistances are used for the coupling factor of 0.06 while changing the
setting of the number of segments. Fig. 6.33 shows an enhancement in efficiency as more
segments are turned off since less power is consumed in the drivers; however, delivered
output power is less as plotted in Fig. 6.34.
6.8 Experimental Setup
The proposed wireless power transmitter system was designed and fabricated using
0.13 µm CMOS technology. The die photo is shown in Fig. 6.35, the chip area is 1.5x1.5
mm2 where the area of the power transistors, the drivers for both sides of the H-bridge,
and the modulator/level-shifters/logics/comparators are 0.6x0.54 mm2, 1.05x0.42 mm2,
and 0.61x0.28 mm2 respectively. The proposed setup for the chip testing is shown in
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Figure 6.31: Delivered power to the load for different load resistances RL and coupling
factors kcouple.
Figure 6.32: System end-to-end efficiency for different load resistances RL and coupling
factors kcouple.
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Figure 6.33: System end-to-end efficiency versus load resistance RL for different segmen-
tation settings.
Figure 6.34: Delivered load power versus load resistance RL for different segmentation
settings.
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Figure 6.35: Micrograph of the wireless power transmitter prototype IC.
Fig. 6.36. Two Agilent 33120A waveform generators should be synchronized (from the
back for the same reference and same trigger), one of them phase shifted, and both have
a voltage offset of Vsupply/2 to generate two out-of-phase sinusoidal reference signals.
An RF signal generator with -10 dBm signal is used to generate the sinusoidal carrier
signal (which will be processed by the chip to generate the required triangular signals).
The differential output is either connected to an oscilloscope with a 50 Ω termination for
Figure 6.36: Test setup for the transmitter circuit.
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waveform testing or the actual coil of the transmitter. Three supplies are needed.
6.9 Conclusion
An integrated friendly architecture for watt-level wireless power transmitters is pro-
posed. A multi-level diode clamped inverter is used as the core dc to ac converter. The
stress on each device is maintained for standard CMOS technology with a fundamental
output voltage that is proportional to the number of levels, or series devices, used. Analy-
sis of wireless inductive link as a resonant dc-dc converter is used where the performance
with different loads is conducted. The design of Litz wire coils proofs to obtain good
quality factors that directly affect the end-to-end efficiency of the system. The transmitter
system is implemented on standard CMOS 0.13 µm technology which can enable the use
of the same architecture in more submicron technologies that can be integrated with more
advanced digital circuitry and processors.
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7. AN INTEGRATED MULTIPLE-INPUT SELF-STARTUP ENERGY
HARVESTING CAPACITIVE-BASED DC COMBINER
7.1 Introduction
Energy harvesting sources are environment−dependent which impose tough condi-
tions on the loads, among them the different internet of things (IoT) applications. Differ-
ent sources, such as solar, thermal, Piezo, RF, ... [83, 84, 85, 86, 42] have different energy
densities [87] but they can be combined together to enable robust operation. For exam-
ple, solar energy harvesting is reported to provide huge amounts of power provided the
availability of light, or sun. With indoor conditions [88, 89], the harvested power is lower.
When the source is not present due to shading, or raining, no power can be extracted and
other energy harvesting sources, such as thermal energy harvesting [85, 88] can have im-
portant roles. The same is applied for other sources. Particularly, RF energy is reported to
be the lowest energy density yet its robustness against environment change is a key advan-
tage. In [90, 40, 91, 92, 93, 94], different approaches are used for multiple-source energy
combining. In [90], more than two sources are harvested using time-interleaving and one
external inductor. No concurrent harvesting is allowed where the strong source is utilized
and the remaining available power from other sources are not used. Also, when none of
the energy sources are available, it can be reconfigured as a reverse buck/boost converter
to use the battery to power the load. Maximum power extraction is utilized by controlling
the input impedance seen by each source. In [40], RF and thermal sources are used with
circuits utilizing a separate RF rectifier and a boost converter for each, respectively and
two dc outputs are obtained. Direct connection of the dc outputs is used where reverse
currents from the combined output to any of the sources can degrade the performance.
Matching at the RF source is done by external LC matching and maximum power point
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tracking (MPPT) is used for the thermal source. Using low frequency inductive wireless
power transfer and GaAs flexible solar cells in [91], the former is rectified and the lat-
ter is used for start-up or combined directly with the previous rectified dc output with no
dedicated MPPT operation for the solar source. One switched capacitor circuit is used for
the combination and an external inductor is used to deliver a boosted voltage to the final
dc load. In [92], thermal and Piezo sources are used with a full-bridge and a half-bridge
rectifier respectively. The full-bridge rectifier is used to enable positive-negative voltage
inputs from the thermal generator. Then, the power path of the thermal source is connected
through a super-diode to the power path of the impulsive Piezo source. The combined out-
put is connected to a low dropout regulator (LDO) to provide regulated output to the load.
This design utilizes forward-super-diodes in the power-paths to provide reverse isolation
between the two sources, yet needs external power to provide the super−diodes with the
required power consumption. In [93], parallel connection of the dc regulated outputs of
the energy harvesting units are connected together to increase the total current capability,
but the input voltage of each needs to be high enough to overcome the sensitivity of the
harvesting circuits.
Self-startup is a crucial property for energy harvesting systems[95]. Switching-based
energy harvesting needs oscillators for clock generation where ultra-low power [96] is im-
portant to enable high efficiency of the conversion and defines the minimum power/supply
(sensitivity) needed from the source to operate the oscillator (in case of self-startup sys-
tems). Moreover, low voltage operation is important for the dc to dc converters[97].
Thyristor-based oscillators, composed of a number of cascaded delay cells, can be used
for their inherited low-power high speed operation, yet operating with low supply volt-
age. The basic differential thyristor-based cell was introduced in [98], [99] proposed a
single-ended version, and finally [100] proposed tuning for the single-ended design.
In this work, an integrated approach is proposed to combine dc power from different
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sources. When one of the sources is ac, such as RF, it is assumed that a rectifier is used
before the combiner circuit to convert to dc. The proposed system is shown in Fig. 7.1.
Switched capacitor approach without any external passives is shown to be feasible for
combining three sources (SourceIN , Source1, and Source2) extendable to more sources.
The basic concept is to convert one of the dc inputs to ac (dc to ac conversion), superimpose
this waveform on the other dc input, and then do ac to dc conversion. The contributions
of this work are: 1) a modular approach for capacitive-based dc energy combining suit-
able for self-startup operation, dealing with weak and strong sources simultaneously, and
boosting up the final load voltage, 2) a proposed thyristor-based differential tunable oscil-
lator to enable maximum power extraction and at the same time, input impedance tuning
at the interfaces of the harvesting sources, and 3) different definitions for power conver-
sion efficiencies are discussed and how they are related to traditional microwave amplifier
design with the goal of differentiating between input matching, dc-dc converter losses, and
output matching.
7.2 Different Power Gain Definitions and Relation to Microwave Amplifier Design
In microwave amplifier design, different power gain definitions are used. Consider an
arbitrary two−port network, connected to source and load resistances RS and RL, respec-
tively, as shown in Fig. 7.2 (Here, we have used real parts only). There are three types
of power gains[62]: Power gain = G = PL/Pin is the ratio of power dissipated in the
load RL to the power delivered to the input of the two-port network. This gain is inde-
pendent of RS and assumes that there is matching (conjugate matching in the case of high
frequency amplifiers) between the source RS and the input resistance of the network. The
input power is calculated by simply not taking the source into account. Thus, the value
G takes into account the mismatch at the output of the network and assumes matching at
the input. Secondly, the available power gain = GA = Pavn/Pavs is the ratio of the power
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Figure 7.1: Proposed multi-input energy harvesting combiner and the energy flow to the
possible applications.
Figure 7.2: Two-port network with various definitions of power gains.
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available from the two-port network to the power available from the source. This assumes
matching of the load, the source resistance can take any arbitrary value, and depends on
RS , but not RL. The available power from the source Pavs is calculated for the case as if
there is matching at the input which gives the maximum power to be extracted from the
source although this condition is not imposed in the calculation of the output available
power. Thus, the value GA takes into account the mismatch at the input of the network
and assumes matching at the output. Thirdly, the transducer power gain = GT = PL/Pavs
is the ratio of the power delivered to the load to the power available from the source. This
depends on both RS and RL and the value of GT accounts for both source and load mis-
match. With simultaneous input/output matching, maximum transducer gain GT,max is
obtained and there could be some concerns for stability.
In dc-dc converters, power conversion efficiency (PCE) is the term used for power
gain. So, the previous three power gains are renamed: PCE, available PCE (PCEA),
and transducer PCE (PCET ). Sometimes, the term PCET is referred to as the end-to-
end efficiency which is maximized when simultaneous matching for the source and load
is achieved with low loss converter. In this work, the focus is on switched capacitor dc-dc
converter while the above definitions are suitable for any dc-dc converter.
In [101, 41], the steady-state dc behavior of a switched capacitor dc-dc converter is
modeled as an ideal transformer with 1 : AwhereA is the ratio between the output voltage
V2 and the input voltage V1 (V2/V1) when the load is open-circuit. An output resistance
Ro is added to model the losses of the converter which is frequency f and architecture
dependent. At low frequencies, Ro ∝ 1/f and this is called slow switching limit and
at high frequencies, the value of Ro is constant and this is the fast switching limit. The
highest efficiency is obtained at low frequency while the lowest area of the converter is
achieved at high frequencies. As a consequence, the transition point between the two
limits is considered the best compromise.
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The previous model fails to predict the input impedance at light load (the load is open
circuit). In [102], a parallel resistive element Ri = 1/Gi at the input is proposed. It
represents the input resistance (losses) when the load is open circuit. Moreover, dependent
voltage and current sources are used between the source and the load which can be shown
to be equivalent to the traditional ideal transformer model in [101, 41]. So, the proposed
model for the switched capacitor circuit is shown in Fig. 7.3 where the inverse hybrid
two-port equations are:
I1
V2

 =

G11 G12
G21 G22



V1
I2

 =

Gi −A
A Ro



V1
I2

 , (7.1)
where A is the open circuit conversion ratio, Gi is the input conductance when the load
is open circuit, and Ro is the output resistance when the input is short circuit. This is a
steady−state model that is valid in the slow switching limit [102]. It should be mentioned
that conversion to ABCD parameters can be utilized to enable general expressions for
the cascade of dc-dc converters. It can be derived that the PCE, which assumes input
matching (no effect from the source resistance), is given by:
PCE =
A2
(RL +Ro)
2
RL(
Gi +
A2
(Ro+RL)
) , (7.2)
Figure 7.3: Steady-state slow switching limit model for switched capacitor dc-dc convert-
ers.
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and the expression for PCEA, which assumes output matching, is:
PCEA =
A2GS
(Gi +GS)
2
(
Ro +
A2
(Gi+GS)
) , (7.3)
where GS = 1/RS is the source conductance and when no matching is assumed at the
input nor the output, the transducer efficiency PCET is:
PCET =
4A2RoGS
{(Gi +GS) (Ro +RL) + A2}2
. (7.4)
Fig. 7.2 illustrates the difference between the definitions of the power conversion efficien-
cies. When there are simultaneous input/output matching conditions, the PCET can be
maximized which is given by:
PCET,max = K −
√
K2 − 1, (7.5)
K =
2GSRo
A2
+ 1 > 1. (7.6)
Finally, for multiple-input dc-dc converter, a generalized circuit model, shown in Fig. 7.4,
is proposed.
For a fixed voltage at input, i.e. no input matching effects, the reported efficiency is
PCE or PCET,max when maximum power point tracking is used. However, when actual
energy harvesting sources with finite source impedances are used and the output power is
sensed for maximum power extraction i.e. output matching, the reported efficiency can be
either PCET,max or PCEA depending on the input matching is forced by a different loop
or not.
162
Figure 7.4: Steady-state slow switching limit model for multiple-input switched capacitor
dc-dc converters.
7.3 Circuit Implementation
The proposed basic circuit to combine two dc sources (SourceIN and Source1) is
shown in Fig. 7.5. Two-phase structure is used to overcome the use of bootstrapping cir-
cuits for switch control [103]. Single-phase switched capacitor circuits can be transformed
to two-phase cross-coupled structures [104] where this is only one example. The dc source
Source1 is converted to ac through the use of the oscillator Io with two out-of-phase sig-
nals that drive the drivers I1 and I2. The capacitors C1 and C2 act as short-circuit at ac
and open-circuit at dc, so the intermediate signals vi1 and vi2 have a peak to peak voltage
approximately as the signal after the drivers while the dc shift can be defined from another
path. The path composed of the pair of devices M1 and M2 defines the dc values at the
intermediate nodes. The pair of devices M3 and M4acts as a full wave rectifier and the
dc signal OUTi is smoothed with an output capacitor (not shown here). A three input,
SourceIN , Source1, and Source2 combiner circuit is shown in Fig. 7.6. The sources
SourceIN and Source1 are combined as was shown in Fig. 7.5 and the resultant is com-
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Figure 7.5: Proposed two-source combiner derived from traditional voltage doublers.
Figure 7.6: Proposed three-input doubler-based dc energy combiner.
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bined in series with input Source2 in the same manner. Two oscillators are needed for dc
to ac conversion from each source and different frequencies are needed since the source
resistance RS is not the same for the two sources. The input impedance seen by each
source can be tuned to be matched to the source resistance by either capacitor tuning [83]
or frequency tuning where the latter is used here to obtain better efficiency both at light
load and heavy load. In the case that voltage of Source1 (Source2) is low such that the
oscillator I0 (I1) is not working, the devicesM1,M2,M3, andM4 (M5,M6,M7, andM8)
are bypassed by the transmission gateM9 andM10 (deviceM11). If the voltage at OUTi is
low, i.e. sources SourceIN and Source1 are weak, device M11 is ON when output OUT
is low. Also, deviceM11 is OFF when signal OUT is high and signal OUT can ramp up
if Source2 is present. The implemented voltage controlled oscillator (VCO) is shown in
Fig. 7.7. The two differential delay cells D1 and D2 are in a positive feedback. To ensure
non-overlapping output signals φ1 and φ2 and duty cycle correction, the standard circuit
composed of the NAND gates I1 and I2, drivers P and N , and buffer inverters I3 and I4 is
implemented for the differential outputs O1 and O2. The proposed tunable thyristor-based
delay cell is shown in Fig. 7.8. The first thyristor is composed of M1, M2, M3, and M4
while the complementary thyristor consists ofM6,M7,M8, andM9. This internal positive
Figure 7.7: Two-stage differential voltage controlled oscillator with extra non-overlap pro-
tection in cascade.
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Figure 7.8: Proposed tunable differential delay cell based on the thyristor concept.
feedback ensures sharp edges when the output signal raises above the threshold voltage
of the thyristor. This can reduce the shot-through currents [100] which reduces the power
consumption of oscillator yet operating at high frequencies and lower supply voltages. The
differential pair M5 and M10 sets the initial condition for the thyristor blocks. The delay
of the delay cell depends on the current of the differential pair as well as the equivalent
area of the Thyristors, i.e. the size of devices M1 −M6 and M2 −M7. Tuning both as
proposed is an effective way to tune the delay cell and the corresponding oscillator shown
in Fig. 7.7.
7.4 Experimental Results
The proposed dc energy combiner system was designed and fabricated using 0.13 µm
CMOS technology. The die photo is shown in Fig. 7.9 with an area of 1.5x1.5 mm2. This
includes the actives switches, the MIM capacitors, and the oscillators. The oscillation
frequency of the integrated oscillator is measured while varying the analog and digital
controls for different input voltages, i.e. different supply voltages VDD shown in Fig. 7.7.
The test results are shown in Fig. 7.10. To show the effectiveness of the digital control,
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Figure 7.9: Micrograph of the three-input dc power combiner prototype IC.
Figure 7.10: Measurement results of the tunable oscillator.
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cross sections of the 3D plot at VDD = 0.3, 0.5, and 1 V are shown as well. The analog
control is obtained by an external peaking current mirror, shown in Fig. 7.11 in order to
maintain adequate current, in the range of µA on the printed circuit board control, but the
input current can be in the range of nA. The digital control extends the operating frequency
of the oscillators by 2X.
Then, the test setup to characterize the proposed chip is shown in Fig. 7.12. Each input
of the three inputs SourceIN , Source1 , Source2 is tested separately. The output power
and efficiency are measured for different loads Rload and different input voltages as shown
in Figs. 7.13a, 7.13b, and 7.13c. When SourceIN is tested, it doesn’t matter the condition
of either Source1 or Source2 to be open-circuit or short-circuit. However, when Source1
(Source2) is tested, SourceIN should be grounded since the dc current flow depends on
this condition and the condition of Source2 (Source1) can be open-circuit or short-circuit.
The best performance is obtained from SourceIN since the other sources Source1 and
Source2 involve dc-ac and ac-dc conversions. Moreover, the minimum voltage required
for the oscillator operation is measured to be 0.26 V (the input voltage needs to reach
0.6 V or higher to start the oscillation and the oscillator can sustain oscillation for any
input higher than 0.26 V). For SourceIN , the PCE is higher than 90% for the different
inputs and loads and the peak throughput power is 1.84 mW obtained at heavy load and
maximum tolerable voltage 1.5 V by the CMOS process. The throughput power obtained
from Source1is better than the ones obtained by Source2. The power consumption of
the oscillator is added as a power loss factor which is different between both sources.
The frequency is tuned such that maximum power is obtained at the output. The higher
operating frequency, the more power consumption with more efficient operation. That is
why it is preferable to operate at low frequency as light loads. The maximum efficiencies
when Source1 and Source2 are present are comparable which are 56.1% and 58%.
The test results using two active sources at a time are shown in Figs. 7.14a, 7.14b, and
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Figure 7.11: Peaking current mirror to obtain a large ratio between currents.
Figure 7.12: Test setup for chip characterization.
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(a)
(b)
(c)
Figure 7.13: Measurement results of the output power and efficiency for different loads
Rload and the input source: (a) SourceIN , (b) Source1, and (c) Source2.
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7.14c. The proposed topology adds power from two sources and the light load efficiency
is improved with the use of frequency modulation. The maximum voltage is limited to
0.75 V for reliability of the CMOS devices. The efficiency is calculated as the output
power divided by the total input power. The curves show clearly the difference between
peak throughput power and peak efficiency operating points. When Sourcein is used
with other source, the peak efficiency is higher (66% and 76% with Source1and Source2
respectively), near to 100 µW output power at an input voltage of 0.45 V, and a load
resistance of 10 kΩ. When all sources are applied, as shown in Fig. 7.15, the total power
throughput is higher. Again, the peak efficiencies depend on the frequency of operation of
the oscillators and which inputs are applied.
In order to test the energy combiner with actual energy harvesting sources, three differ-
ent solar cells are used for that and the test setup is shown in Fig. 7.16. Two parallel solar
cells of the type SLMD121H09L are connected to source SourceIN . A small solar cell,
SS13-70x65, is connected to source Source2. Finally, a flexible solar cell, PowerFilm,
is connected to source Source2. The testing is conducted in the lab with typical indoor
conditions at 12:00 PM where the load Rload is varied. The test setup for the three solar
cells along with the proposed test chip is shown in Fig. . The output voltage versus load
current is plotted in Fig. 7.17a which shows an open circuit voltage around 1.4 V and a
short circuit current of 160 µA. The output power is recorded and plotted in Fig. 7.17b
where the peak power is measured to be 70 µW at a load of 10 kΩ.
Table 7.1 includes a performance summary for the energy harvesting unit. Table 7.2
shows a comparison table with other energy harvesting systems.
7.5 Summary
Using a linear steady-state model for the switched converters and the knowledge of
different gain definitions of microwave amplifiers, input matching, dc-dc converter losses,
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(a)
(b)
(c)
Figure 7.14: Measurement results of the output power and efficiency for different loads
Rload and the input source: (a) SourceIN and Source1, (b) SourceIN and Source2, and
(c) Source1 and Source2.
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Figure 7.15: Measurement results of the output power and efficiency for different loads
Rload and input voltages SourceIN , Source1, and Source2.
Figure 7.16: Test setup for three different solar cells.
(a) (b)
Figure 7.17: Measurement results using three different indoor solar cells for (a) output
voltage versus output current and (b) output power for different load Rload.
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Table 7.1: Performance summary for the dc combiner.
 Input 
voltage 
range (V) 
Maximum 
output power 
(µW) 
Maximum 
PCE (%)          0.26-1.5 1840 99.9         0.26-1.5 1461.1 56.1         0.26-1.5 1086 58                  0.26-0.75 810.6 66                  0.26-0.75 1321.1 76.4                 0.26-0.75 1090 62.6 
All sources 0.26-0.5 354.4 58.4 
 
Table 7.2: Comparison with other multiple-input energy harvesting systems.
 JSSC,16 [1] JSSC,14 [2] TIE,14 [3] JSSC,13 [10] JSSC,14 [11] TIE,12 [17] This Work 
Architecture Capacitive Capacitive Inductive Inductive Inductive+ 
capacitive Inductive Capacitive 
Number of 
inputs 1 1 1* 2 2 1 3 
MPPT control Frequency + 
capacitance, auto 
Frequency, 
manual 
Frequency, 
auto   Frequency, auto   Frequency, manual 
Input voltage 
range 450-3000 mV 140-500 mV 20-150 mV 30 mV N.A. 100-500 mV 260-500 mV** 
Maximum output 
power 50 5 µW 359 µW 397 µW 943 µW 286 µW 354.4 µW** 
Maximum PCE 81% 50% 61% 38% 72% 30% 58.4%** 
CMOS 
technology 
180 nm, IO 
devices 180 nm 
500 nm, 
high voltage 130 nm 180 nm 
180 nm, 
Low threshold 130 nm, standard 
*: An external impedance array connected all of its elements in series or parallel through discrete MOS switches 
controlled by an external clock 
**: input voltage is limited by the device reliability of the process. For single input, this goes up to 1.5 V 
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and output matching can be differentiated. Amultiple-input self-startup switched capacitor
topology is proposed for N-inputs. A fabricated chip for 3-inputs, where more inputs can
be incorporated in future designs, is measured and tested. Thyristor-based oscillators are
used for robust and low power/voltage operation. The system showed that the output power
is combined from the different input sources and delivered to the load. Automatic MPPT
algorithms can be incorporated for future designs for optimal and robust performance.
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8. SUMMARY AND FUTURE WORK
This work is focusing on RF energy harvesting, multiple-input dc energy combining,
and wireless power transfer from integrated circuits point of view. Modeling and under-
standing the issues associated with these technologies are primary objectives of this study.
From that basis, solutions are proposed to tackle the associated barriers and enhance per-
formance. Ultra-low power and high power watt-level circuits are investigated and shown
to be feasible for standard CMOS technologies to enable cheap solutions. The RF en-
ergy can be harvested and either stored in a buffer capacitor or used directly by dc loads.
New materials with high quality factors can enable harvesting from lower input powers
than −30 dBm but the bandwidth will be very narrow. Integration versus robustness was
demonstrated. The concept of energy is vital in dealing with energy harvesting world
where time is needed to collect energy which can be used instantaneously to power high
demand loads such as wireless transmitters.
Section 2 showed a comparative study between an on-chip matching network and an
off-chip matching network. It also examined the sensitivity effect of each design strategy.
The RF rectifier at the sensitivity limit was analyzed and the input-output relationship
was quantified. The input impedance of the RF rectifier proved to be mainly capacitive.
It has been confirmed that the on-chip matching network offers a flexibility of tuning as
well as integration for a more robust design. On the other hand, the off-chip matching
network gave a better sensitivity along with higher cost due to bulky off-chip matching
elements. This work shows that better matching elements will lead to the success of RF
energy harvesting to harvest from very low levels of the incoming signals. Also, it shows
how the integrated CMOS RF energy harvesting systems can be analyzed and the limits of
the system.
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Section 3 presented a fully integrated system with an LC matching network, RF recti-
fier, clock generation, voltage reference and power management/control circuitry, yet the
system features a self-startup operation with no external supply help. The full integration
of all functionalities on a single CMOS chip proves to be a promising low-cost solution. In
order to increase the available output power, a novel reconfigurable modular RF rectifier
circuit is presented. The dc power is delivered to the load only, when the voltage on the
load can reach the desired voltage; otherwise, the power management waits until this con-
dition is satisfied and delivered power is duty cycled. Moreover, the extra available output
power can be stored for future usage. This two-path power delivery scheme enables the
support of real-time loads, increases the extracted power from the RF front end, and stores
the extra power in external storage elements. For the proof of concept, only one secondary
path is used, but multiple secondary paths can be incorporated to enhance the extraction
capability of the extra available power at the expense of more complex logic circuits. Fi-
nally, a new circuit for non-overlapping level shifters is proposed and used in the design
to overcome shoot-through power loss.
Section 4 introduced the use of RF energy harvesting with a wireless receiver where
out-of-band blockers are harvested and used to power-up the receiver. The design demon-
strated that using the same antenna is feasible. The ultimate goal is to design batteryless
designs in the future. Furthermore, decreasing the noise and nonlinearity effects intro-
duced by the harvesting unit is of great importance.
Section 5 introduced the different antenna parameters and how this can affect the de-
sign of RF energy harvesting. Furthermore, differential to single ended conversion is
shown to make it possible to use differential antennas with single ended RF rectifiers.
Section 6 showed a watt-level wireless power transmitter and digital modulator where
both are integrated on the same chip. Analysis of the wireless link is done that shows
how the values of the passive elements affect the performance of the system specifically
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efficiency across different loads. Furthermore, segmentation is used to improve the light
load efficiency. Multi-level diode-clamped inverters are used for low total harmonic dis-
tortion (THD). Guidelines for the design of Litz wire coils are obtained and how properly
simulate these elements.
Section 7 introduced a novel switched capacitor self-startup topology for multiple in-
put energy harvesting systems. If one or more of the sources are weak, the load still gets
the combined power from all sources. A new framework for different efficiency defini-
tions was introduced to assist energy harvesting system designer. Finally, a new tuning
methodology for differential thyristor-based oscillator was introduced.
8.1 Future Work
8.1.1 Synergic Design of Antennas and PowerManagement for RF Energy Harvest-
ing
For wireless transmission and reception, antennas are used to convert electrical signals
to electromagnetic signals and vice versa according to the principle of duality. A receiv-
ing antenna followed by an ac to dc conversion is used for RF energy harvesting. The
available technologies to power-up Internet of Things (IoT) devices are: non-rechargeable
batteries, rechargeable batteries, printable batteries, solid-state batteries, super capacitors,
and energy harvesting. Developing a green IoT technology based on harvesting energy
from naturally available sources is one of the current research trends that avoid the use of
external batteries and/or connection to a wired permanent power source. However, this
technology is not yet mature enough for commercial use.
The sensitivity of the RF energy harvesting system is limited by the design of the
antennas and the various types of losses. Losses of the matching network, inserted be-
tween the antenna and the RF rectifier circuit, and the RF rectifier switches are limited
by the available technology. On the other hand, antenna gain plays an important rule to
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enable highly-sensitive RF energy harvesting. Highly directive antennas along with high
efficiency can enable harvesting from lower available RF powers, −40 dBm and below.
These levels and below are the typical maximum power for the RF wireless communica-
tions, provided that the transmitting tower location is not known. High directivity comes
with the narrow beam-width for reception where the antenna can harvest only from certain
limited directions. Furthermore, the use of antenna arrays enables more harvested power.
When arrays are used, power combining loss is an issue which adds to the aforementioned
losses. The antenna element can have many variant and multi-band is of interest, yet reso-
nance should be the case for the best area efficiency. With all the above trade-off in mind, it
is proposed portable multi-band RF energy harvesting antenna array with the RF front-end
and power management circuits in the size of a computer tablet. The RF front-end and the
power management will be integrated on the same die for low cost and robust solutions.
Two approaches will be investigated as shown in Fig. 8.1: RF power combining and the
use of one RF rectifier chip versus the use of multiple RF rectifier chips and one dc power
combining. The former suffers from feeding/combining network loss and area waste but
the received power from antennas are higher at the input of the RF rectifier which can
enable operation above the sensitivity of the RF rectifier. The properties of the latter are
the exact opposite of the former. The target is to harvest RF input powers below−40 dBm
range where each topology will be investigated and the trade-offs to achieve that tough
requirement will be demonstrated.
In principle, an array of N identical elements yields a factor of N in the antenna gain
(and the received power is proportional to effective antenna gain). If the received power
from one antenna is Pa, the ideal received power from the array is NPa. However, the
losses in the combining structure can lower this multiplication factor and increases with
the number of elements to be combined. Our target is to keep this loss below 70 such that
the total received power is in the order of 0.7NPa.
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(a) (b)
Figure 8.1: Proposed designs for RF energy harvesting system: a) one chip: adding power
then rectify, and b) multiple chips: rectify then combine dc powers.
The literature of RF energy harvesting is diverse which is traced back to the far-field
wireless power transmission experiments by Nicola Tesla and later Radio Frequency Iden-
tification Device (RFID) technology. Both of these are harvesting from a known source
with expected direction and received power levels. In the recent applications, the source
could be weaker than it used to be and more area can be used for the purpose of enabling
the technology (RFID cards have limited area which impose a trade-off on the antenna
design). In the literature, off the shelf high performance RF devices with arrays, known as
Rectennas, can be used but they are costly, designed for high power throughput, and sen-
sitive to environment changes. On the other hand, integrated RF front ends were shown
to be an optimal customized and cheap solution although not as highly sensitive as the
high-end devices. Lastly, ultra-low power management for use of RF energy harvesting
is lacking where performance of the circuit can be traded-off with power consumption.
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So, here in this work, arrays with integrated RF front ends and power management are
designed together to get the benefits of integration yet collecting more power and enabling
highly sensitive operation. In summary, what is proposed is mainly different from pre-
vious work on targeting low power portable applications which needs portable antenna
arrays and ultra-low power custom designed management circuits.
8.1.2 Wireless Power Transmitter
Wireless power transmitter is responsible for dc to ac conversion of electrical power.
The proposed design as shown in Fig. 8.2 is a differential class D architecture with high
efficiency 80% and fully integrated solution. In order to control the switched amplifier,
sinusoidal pulse width modulation (SPWM) is used where a sinusoidal signal fo is mod-
ulated by a fixed frequency fc triangular carrier. The output is a square-wave like signal
which has odd harmonics at 3fc, 5fc . . . with the a relative ratio to the fundamental equals
to 1/3, 1/5 . . . In order to lower the total harmonic distortion (THD) at the output, spread
spectrum for the carrier clock is used. Spread spectrum generally makes use of a sequen-
tial noise-like signal structure to spread the normally narrow-band information signal over
a relatively wide-band (radio) band of frequencies. Feedback is introduced to reconfigure
the control signals to adapt the transmitter with variable nature of the wireless inductive
link. Integration of the switching amplifier, digital control, and sensing circuits is the aim
of this work which demonstrates the possibility of using CMOS 0.18 µm high voltage
technology for this task.
Finally, the previous descriptions are for unbalanced (single-ended) designs. H-bridge
configurations can be used, as will be shown, to enable differential (balanced) operation
where two-phases are used to drive the load, which is the primary inductor. Multi-phase
inverters can be used to drive more inductors for phased arrays.
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Figure 8.2: Proposed fully integrated class D wireless power transmitter, digital control,
and feedback.
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APPENDIX
ANALYSIS OF RF RECTIFIER
A.1 Low-Input Power One-Stage RF Rectifier Analysis
Assuming the input voltage is sinusoidal as in (3.6), the intermediate voltage vd is
given by:
vd = Vin cos (ωot) + VDC/2. (A.1)
Writing the KCL equation at the intermediate node and substitution from (A.1):
iin = iDh − iDc = IS e−VDC/2VT sinh
(
Vin cos (ωot)
VT
)
. (A.2)
Using modified Bessel functions Im (x) which are discussed in [32],
e±x cos(ωot) = Io (±x) + 2
∞∑
n=1
In (±x) cos (nωot) , (A.3)
Using the relationship in [32]:
sinh (x cos (ωot)) = 2
∞∑
n=1,odd
In (x) cos (nωot) . (A.4)
The harmonic n of the input current iin is given by:
iin [n, odd] = 2IS e
−VDC/2VT In
(
Vin
VT
)
. (A.5)
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The expression of the input resistance of the RF rectifier is given by:
Rrect =
Vin e
VDC/2VT
2IS I1
(
Vin
VT
) . (A.6)
The diode current is expressed by:
id = IS
(
e−VDC/2VT e−Vin/VT cos(ωot)−1) . (A.7)
The dc component of the load current, which is the diode current [42], is given by:
IDC = IS
(
e−VDC/2VT I0
(
Vin
VT
)
− 1
)
. (A.8)
A.2 High-Input Power One-Stage RF Rectifier Analysis
Assuming the input current is sinusoidal as in (3.11). Rewriting the KCL equation at
the intermediate node with substitution from (3.11):
iin = Iin cos (ωot) = IS e
−VDC/2VT {e((vd−VDC/2)/VT )− e(−(vd−VDC/2)/VT )} , (A.9)
which results in:
Iin
IS
eVDC/2VT cos (ωot) = sinh
(
(vd − VDC/2)
VT
)
, (A.10)
and the intermediate voltage vd is given by:
vd
VT
=
VDC
2VT
+ sinh−1
(
Iin
IS
eVDC/2VT cos (ωot)
)
, (A.11)
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where from now on we define:
P =
Iin
IS
eVDC/2VT . (A.12)
The expression of the intermediate voltage vd is given as:
vd = vd [0] +
∞∑
n=0
vd [n] cos (nωot) . (A.13)
The dc component is:
vd [0] =
VDC
2
, (A.14)
and the fundamental and third harmonics are evaluated in Appendix (A.4). The expression
of the input resistance, using (A.26) and (3.11), is:
Rrect =
4
√
1+P 2
piP
VT
{
K
(
P√
1+P 2
)
− E
(
P√
1+P 2
)}
Iin
, (A.15)
The diode current after substitution from (3.5) is expressed by:
id = IS (exp (−vd/VT )− 1) . (A.16)
Using the relationship of the inverse hyperbolic function and the logarithmic function:
exp
(
sinh−1 (x)
)
= exp
(
ln
(
x+
√
1 + x2
))
= x+
√
1 + x2, (A.17)
the dc component of the load current, which is the diode current, is given by:
IDC =
1
2π
2pi∫
0
IS
(
eVDC/2VT
(
P cos (θ) +
√
1 + P 2 cos2 (θ)
)
− 1
)
dθ, (A.18)
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which gives the expression (3.14), where E (k) is the complete elliptic integral of the
second kind given by:
E (k) =
pi/2∫
0
√
1− k2 sin2 θdθ, (A.19)
pi/2∫
0
√
1 + P 2 cos2 θdθ =
√
1 + P 2 E
(
P√
1 + P 2
)
, (A.20)
where cos2 (θ) = 1− sin2 (θ) and the elliptic equation (A.19) are used.
A.3 Level-m Compensation Effect on the RF Rectifier Relationships
In order to understand the effect of the level-m compensation, the starting point is the
equation of weak-inversion NMOS [31, 42], which is expressed as:
id = µnCoxφ
2
t
W
L
exp
(
(VGS − VT )
nφt
){
1− exp
(
−VDS
φt
)}
, (A.21)
with the constraint of VG = VD +mVDC where m is level of compensation. If the
compensation gate signal is taken from the next/previous stage, m=1, and if it is taken
from a distance of 2 stages after/before the current stage, m=2, ... Under these
assumptions, the equation becomes:
id = µnCoxφ
2
t exp
(−VT
nφt
)
exp
(
mVDC
nφt
)(
W
L
)
{
exp
(
VDS
nφt
)
− exp
(
(1− n)VDS
nφt
)}
(A.22)
Assuming n = 1 for simple calculations (not very good for deep submicron technologies
[42]), this results in:
id = µnCoxφ
2
t exp
(−VT
φt
)(
W
L
)
exp
(
mVDC
φt
){
exp
(
vd
φt
)
− 1
}
, (A.23)
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where IS = µnCoxφ
2
t exp
(
−VT
φt
) (
W
L
)
exp
(
mVDC
φt
)
. It is not a constant but has a
feedback factor from the output dc voltage VDC and depends on the level of
compensationm. Thus, all previous equations where IS is encountered can be replaced
by I
′
S = IS exp
(
mVDC
φt
)
.
A.4 Integral Solution
The function f (θ) = sinh−1 (P cos θ) is an even function f (θ) = f (−θ) and half-
wave symmetric f (θ) = −f (θ + T/2):
I[n, odd] =
1
π
2pi∫
0
sinh−1 (P cos θ) cos (nθ) dθ =
4
π
pi/2∫
0
sinh−1 (P cos θ) cos (nθ) dθ.
(A.24)
Doing integration by parts yields:
I[n, odd] =
4P
πn
√
1 + P 2
pi/2∫
0
sin (nθ) sin (θ)√
1− P 2
1+P 2
sin2 θ
dθ. (A.25)
For n = 1, the numerator of the integrand is sin2 (θ) which yields the following (using
[105]):
I[1] =
4
√
1 + P 2
πP
{
K
(
P√
1 + P 2
)
− E
(
P√
1 + P 2
)}
, (A.26)
where F (k) is the complete elliptic integral of the first kind and is given by:
K(k) =
pi/2∫
0
1√
1− k2 sin2 θ
dθ, (A.27)
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For n = 3, the numerator of the integrand is 3 sin2 (θ) − 4 sin4 (θ) which yields the fol-
lowing (using [105] and substitution from (A.26)):
I[3] =
4 (1 + P 2)
3/2
3πP 3{(
8P 2
1 + P 2
− 2
)
K
(
P√
1 + P 2
)
−
(
2 +
7P 2
1 + P 2
)
E
(
P√
1 + P 2
)}
. (A.28)
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